Bug Summary

File:target-ppc/translate.c
Location:line 8225, column 14
Description:Value stored to 'acc' during its initialization is never read

Annotated Source Code

1/*
2 * PowerPC emulation for qemu: main translation routines.
3 *
4 * Copyright (c) 2003-2007 Jocelyn Mayer
5 * Copyright (C) 2011 Freescale Semiconductor, Inc.
6 *
7 * This library is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU Lesser General Public
9 * License as published by the Free Software Foundation; either
10 * version 2 of the License, or (at your option) any later version.
11 *
12 * This library is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
15 * Lesser General Public License for more details.
16 *
17 * You should have received a copy of the GNU Lesser General Public
18 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
19 */
20
21#include "cpu.h"
22#include "disas/disas.h"
23#include "tcg-op.h"
24#include "qemu/host-utils.h"
25
26#include "helper.h"
27#define GEN_HELPER 1
28#include "helper.h"
29
30#define CPU_SINGLE_STEP0x1 0x1
31#define CPU_BRANCH_STEP0x2 0x2
32#define GDBSTUB_SINGLE_STEP0x4 0x4
33
34/* Include definitions for instructions classes and implementations flags */
35//#define PPC_DEBUG_DISAS
36//#define DO_PPC_STATISTICS
37
38#ifdef PPC_DEBUG_DISAS
39# define LOG_DISAS(...)do { } while (0) qemu_log_mask(CPU_LOG_TB_IN_ASM(1 << 1), ## __VA_ARGS__)
40#else
41# define LOG_DISAS(...)do { } while (0) do { } while (0)
42#endif
43/*****************************************************************************/
44/* Code translation helpers */
45
46/* global register indexes */
47static TCGv_ptr cpu_env;
48static char cpu_reg_names[10*3 + 22*4 /* GPR */
49#if !defined(TARGET_PPC64)
50 + 10*4 + 22*5 /* SPE GPRh */
51#endif
52 + 10*4 + 22*5 /* FPR */
53 + 2*(10*6 + 22*7) /* AVRh, AVRl */
54 + 10*5 + 22*6 /* VSR */
55 + 8*5 /* CRF */];
56static TCGvTCGv_i32 cpu_gpr[32];
57#if !defined(TARGET_PPC64)
58static TCGvTCGv_i32 cpu_gprh[32];
59#endif
60static TCGv_i64 cpu_fpr[32];
61static TCGv_i64 cpu_avrh[32], cpu_avrl[32];
62static TCGv_i64 cpu_vsr[32];
63static TCGv_i32 cpu_crf[8];
64static TCGvTCGv_i32 cpu_nip;
65static TCGvTCGv_i32 cpu_msr;
66static TCGvTCGv_i32 cpu_ctr;
67static TCGvTCGv_i32 cpu_lr;
68#if defined(TARGET_PPC64)
69static TCGvTCGv_i32 cpu_cfar;
70#endif
71static TCGvTCGv_i32 cpu_xer, cpu_so, cpu_ov, cpu_ca;
72static TCGvTCGv_i32 cpu_reserve;
73static TCGvTCGv_i32 cpu_fpscr;
74static TCGv_i32 cpu_access_type;
75
76#include "exec/gen-icount.h"
77
78void ppc_translate_init(void)
79{
80 int i;
81 char* p;
82 size_t cpu_reg_names_size;
83 static int done_init = 0;
84
85 if (done_init)
86 return;
87
88 cpu_env = tcg_global_reg_new_ptr(TCG_AREG0, "env")__extension__ ({ TCGv_ptr make_tcgv_tmp = {((tcg_global_reg_new_i64
((TCG_REG_R14), ("env"))).i64)}; make_tcgv_tmp; });
89
90 p = cpu_reg_names;
91 cpu_reg_names_size = sizeof(cpu_reg_names);
92
93 for (i = 0; i < 8; i++) {
94 snprintf(p, cpu_reg_names_size, "crf%d", i);
95 cpu_crf[i] = tcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
96 offsetof(CPUPPCState, crf[i])__builtin_offsetof(CPUPPCState, crf[i]), p);
97 p += 5;
98 cpu_reg_names_size -= 5;
99 }
100
101 for (i = 0; i < 32; i++) {
102 snprintf(p, cpu_reg_names_size, "r%d", i);
103 cpu_gpr[i] = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
104 offsetof(CPUPPCState, gpr[i])__builtin_offsetof(CPUPPCState, gpr[i]), p);
105 p += (i < 10) ? 3 : 4;
106 cpu_reg_names_size -= (i < 10) ? 3 : 4;
107#if !defined(TARGET_PPC64)
108 snprintf(p, cpu_reg_names_size, "r%dH", i);
109 cpu_gprh[i] = tcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
110 offsetof(CPUPPCState, gprh[i])__builtin_offsetof(CPUPPCState, gprh[i]), p);
111 p += (i < 10) ? 4 : 5;
112 cpu_reg_names_size -= (i < 10) ? 4 : 5;
113#endif
114
115 snprintf(p, cpu_reg_names_size, "fp%d", i);
116 cpu_fpr[i] = tcg_global_mem_new_i64(TCG_AREG0TCG_REG_R14,
117 offsetof(CPUPPCState, fpr[i])__builtin_offsetof(CPUPPCState, fpr[i]), p);
118 p += (i < 10) ? 4 : 5;
119 cpu_reg_names_size -= (i < 10) ? 4 : 5;
120
121 snprintf(p, cpu_reg_names_size, "avr%dH", i);
122#ifdef HOST_WORDS_BIGENDIAN
123 cpu_avrh[i] = tcg_global_mem_new_i64(TCG_AREG0TCG_REG_R14,
124 offsetof(CPUPPCState, avr[i].u64[0])__builtin_offsetof(CPUPPCState, avr[i].u64[0]), p);
125#else
126 cpu_avrh[i] = tcg_global_mem_new_i64(TCG_AREG0TCG_REG_R14,
127 offsetof(CPUPPCState, avr[i].u64[1])__builtin_offsetof(CPUPPCState, avr[i].u64[1]), p);
128#endif
129 p += (i < 10) ? 6 : 7;
130 cpu_reg_names_size -= (i < 10) ? 6 : 7;
131
132 snprintf(p, cpu_reg_names_size, "avr%dL", i);
133#ifdef HOST_WORDS_BIGENDIAN
134 cpu_avrl[i] = tcg_global_mem_new_i64(TCG_AREG0TCG_REG_R14,
135 offsetof(CPUPPCState, avr[i].u64[1])__builtin_offsetof(CPUPPCState, avr[i].u64[1]), p);
136#else
137 cpu_avrl[i] = tcg_global_mem_new_i64(TCG_AREG0TCG_REG_R14,
138 offsetof(CPUPPCState, avr[i].u64[0])__builtin_offsetof(CPUPPCState, avr[i].u64[0]), p);
139#endif
140 p += (i < 10) ? 6 : 7;
141 cpu_reg_names_size -= (i < 10) ? 6 : 7;
142 snprintf(p, cpu_reg_names_size, "vsr%d", i);
143 cpu_vsr[i] = tcg_global_mem_new_i64(TCG_AREG0TCG_REG_R14,
144 offsetof(CPUPPCState, vsr[i])__builtin_offsetof(CPUPPCState, vsr[i]), p);
145 p += (i < 10) ? 5 : 6;
146 cpu_reg_names_size -= (i < 10) ? 5 : 6;
147 }
148
149 cpu_nip = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
150 offsetof(CPUPPCState, nip)__builtin_offsetof(CPUPPCState, nip), "nip");
151
152 cpu_msr = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
153 offsetof(CPUPPCState, msr)__builtin_offsetof(CPUPPCState, msr), "msr");
154
155 cpu_ctr = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
156 offsetof(CPUPPCState, ctr)__builtin_offsetof(CPUPPCState, ctr), "ctr");
157
158 cpu_lr = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
159 offsetof(CPUPPCState, lr)__builtin_offsetof(CPUPPCState, lr), "lr");
160
161#if defined(TARGET_PPC64)
162 cpu_cfar = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
163 offsetof(CPUPPCState, cfar)__builtin_offsetof(CPUPPCState, cfar), "cfar");
164#endif
165
166 cpu_xer = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
167 offsetof(CPUPPCState, xer)__builtin_offsetof(CPUPPCState, xer), "xer");
168 cpu_so = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
169 offsetof(CPUPPCState, so)__builtin_offsetof(CPUPPCState, so), "SO");
170 cpu_ov = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
171 offsetof(CPUPPCState, ov)__builtin_offsetof(CPUPPCState, ov), "OV");
172 cpu_ca = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
173 offsetof(CPUPPCState, ca)__builtin_offsetof(CPUPPCState, ca), "CA");
174
175 cpu_reserve = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
176 offsetof(CPUPPCState, reserve_addr)__builtin_offsetof(CPUPPCState, reserve_addr),
177 "reserve_addr");
178
179 cpu_fpscr = tcg_global_mem_newtcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
180 offsetof(CPUPPCState, fpscr)__builtin_offsetof(CPUPPCState, fpscr), "fpscr");
181
182 cpu_access_type = tcg_global_mem_new_i32(TCG_AREG0TCG_REG_R14,
183 offsetof(CPUPPCState, access_type)__builtin_offsetof(CPUPPCState, access_type), "access_type");
184
185 done_init = 1;
186}
187
188/* internal defines */
189typedef struct DisasContext {
190 struct TranslationBlock *tb;
191 target_ulong nip;
192 uint32_t opcode;
193 uint32_t exception;
194 /* Routine used to access memory */
195 int mem_idx;
196 int access_type;
197 /* Translation flags */
198 int le_mode;
199#if defined(TARGET_PPC64)
200 int sf_mode;
201 int has_cfar;
202#endif
203 int fpu_enabled;
204 int altivec_enabled;
205 int vsx_enabled;
206 int spe_enabled;
207 ppc_spr_t *spr_cb; /* Needed to check rights for mfspr/mtspr */
208 int singlestep_enabled;
209 uint64_t insns_flags;
210 uint64_t insns_flags2;
211} DisasContext;
212
213/* True when active word size < size of target_long. */
214#ifdef TARGET_PPC64
215# define NARROW_MODE(C)0 (!(C)->sf_mode)
216#else
217# define NARROW_MODE(C)0 0
218#endif
219
220struct opc_handler_t {
221 /* invalid bits for instruction 1 (Rc(opcode) == 0) */
222 uint32_t inval1;
223 /* invalid bits for instruction 2 (Rc(opcode) == 1) */
224 uint32_t inval2;
225 /* instruction type */
226 uint64_t type;
227 /* extended instruction type */
228 uint64_t type2;
229 /* handler */
230 void (*handler)(DisasContext *ctx);
231#if defined(DO_PPC_STATISTICS) || defined(PPC_DUMP_CPU)
232 const char *oname;
233#endif
234#if defined(DO_PPC_STATISTICS)
235 uint64_t count;
236#endif
237};
238
239static inline void gen_reset_fpstatus(void)
240{
241 gen_helper_reset_fpstatus(cpu_env);
242}
243
244static inline void gen_compute_fprf(TCGv_i64 arg, int set_fprf, int set_rc)
245{
246 TCGv_i32 t0 = tcg_temp_new_i32();
247
248 if (set_fprf != 0) {
249 /* This case might be optimized later */
250 tcg_gen_movi_i32(t0, 1);
251 gen_helper_compute_fprf(t0, cpu_env, arg, t0);
252 if (unlikely(set_rc)__builtin_expect(!!(set_rc), 0)) {
253 tcg_gen_mov_i32(cpu_crf[1], t0);
254 }
255 gen_helper_float_check_status(cpu_env);
256 } else if (unlikely(set_rc)__builtin_expect(!!(set_rc), 0)) {
257 /* We always need to compute fpcc */
258 tcg_gen_movi_i32(t0, 0);
259 gen_helper_compute_fprf(t0, cpu_env, arg, t0);
260 tcg_gen_mov_i32(cpu_crf[1], t0);
261 }
262
263 tcg_temp_free_i32(t0);
264}
265
266static inline void gen_set_access_type(DisasContext *ctx, int access_type)
267{
268 if (ctx->access_type != access_type) {
269 tcg_gen_movi_i32(cpu_access_type, access_type);
270 ctx->access_type = access_type;
271 }
272}
273
274static inline void gen_update_nip(DisasContext *ctx, target_ulong nip)
275{
276 if (NARROW_MODE(ctx)0) {
277 nip = (uint32_t)nip;
278 }
279 tcg_gen_movi_tltcg_gen_movi_i32(cpu_nip, nip);
280}
281
282static inline void gen_exception_err(DisasContext *ctx, uint32_t excp, uint32_t error)
283{
284 TCGv_i32 t0, t1;
285 if (ctx->exception == POWERPC_EXCP_NONE) {
286 gen_update_nip(ctx, ctx->nip);
287 }
288 t0 = tcg_const_i32(excp);
289 t1 = tcg_const_i32(error);
290 gen_helper_raise_exception_err(cpu_env, t0, t1);
291 tcg_temp_free_i32(t0);
292 tcg_temp_free_i32(t1);
293 ctx->exception = (excp);
294}
295
296static inline void gen_exception(DisasContext *ctx, uint32_t excp)
297{
298 TCGv_i32 t0;
299 if (ctx->exception == POWERPC_EXCP_NONE) {
300 gen_update_nip(ctx, ctx->nip);
301 }
302 t0 = tcg_const_i32(excp);
303 gen_helper_raise_exception(cpu_env, t0);
304 tcg_temp_free_i32(t0);
305 ctx->exception = (excp);
306}
307
308static inline void gen_debug_exception(DisasContext *ctx)
309{
310 TCGv_i32 t0;
311
312 if ((ctx->exception != POWERPC_EXCP_BRANCH) &&
313 (ctx->exception != POWERPC_EXCP_SYNC)) {
314 gen_update_nip(ctx, ctx->nip);
315 }
316 t0 = tcg_const_i32(EXCP_DEBUG0x10002);
317 gen_helper_raise_exception(cpu_env, t0);
318 tcg_temp_free_i32(t0);
319}
320
321static inline void gen_inval_exception(DisasContext *ctx, uint32_t error)
322{
323 gen_exception_err(ctx, POWERPC_EXCP_PROGRAM, POWERPC_EXCP_INVAL | error);
324}
325
326/* Stop translation */
327static inline void gen_stop_exception(DisasContext *ctx)
328{
329 gen_update_nip(ctx, ctx->nip);
330 ctx->exception = POWERPC_EXCP_STOP;
331}
332
333/* No need to update nip here, as execution flow will change */
334static inline void gen_sync_exception(DisasContext *ctx)
335{
336 ctx->exception = POWERPC_EXCP_SYNC;
337}
338
339#define GEN_HANDLER(name, opc1, opc2, opc3, inval, type){ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_name, }, .oname = "name", } \{ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_name, }, .oname = "name", }
340GEN_OPCODE(name, opc1, opc2, opc3, inval, type, PPC_NONE){ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_name, }, .oname = "name", }
341
342#define GEN_HANDLER_E(name, opc1, opc2, opc3, inval, type, type2){ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = type2, .handler =
&gen_name, }, .oname = "name", } \{ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = type2, .handler =
&gen_name, }, .oname = "name", }
343GEN_OPCODE(name, opc1, opc2, opc3, inval, type, type2){ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = type2, .handler =
&gen_name, }, .oname = "name", }
344
345#define GEN_HANDLER2(name, onam, opc1, opc2, opc3, inval, type){ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_name, }, .oname = onam, } \{ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_name, }, .oname = onam, }
346GEN_OPCODE2(name, onam, opc1, opc2, opc3, inval, type, PPC_NONE){ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_name, }, .oname = onam, }
347
348#define GEN_HANDLER2_E(name, onam, opc1, opc2, opc3, inval, type, type2){ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = type2, .handler =
&gen_name, }, .oname = onam, } \{ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = type2, .handler =
&gen_name, }, .oname = onam, }
349GEN_OPCODE2(name, onam, opc1, opc2, opc3, inval, type, type2){ .opc1 = opc1, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = type2, .handler =
&gen_name, }, .oname = onam, }
350
351typedef struct opcode_t {
352 unsigned char opc1, opc2, opc3;
353#if HOST_LONG_BITS64 == 64 /* Explicitly align to 64 bits */
354 unsigned char pad[5];
355#else
356 unsigned char pad[1];
357#endif
358 opc_handler_t handler;
359 const char *oname;
360} opcode_t;
361
362/*****************************************************************************/
363/*** Instruction decoding ***/
364#define EXTRACT_HELPER(name, shift, nb)static inline uint32_t name(uint32_t opcode) { return (opcode
>> (shift)) & ((1 << (nb)) - 1); } \
365static inline uint32_t name(uint32_t opcode) \
366{ \
367 return (opcode >> (shift)) & ((1 << (nb)) - 1); \
368}
369
370#define EXTRACT_SHELPER(name, shift, nb)static inline int32_t name(uint32_t opcode) { return (int16_t
)((opcode >> (shift)) & ((1 << (nb)) - 1)); } \
371static inline int32_t name(uint32_t opcode) \
372{ \
373 return (int16_t)((opcode >> (shift)) & ((1 << (nb)) - 1)); \
374}
375
376#define EXTRACT_HELPER_SPLIT(name, shift1, nb1, shift2, nb2)static inline uint32_t name(uint32_t opcode) { return (((opcode
>> (shift1)) & ((1 << (nb1)) - 1)) << nb2
) | ((opcode >> (shift2)) & ((1 << (nb2)) - 1
)); } \
377static inline uint32_t name(uint32_t opcode) \
378{ \
379 return (((opcode >> (shift1)) & ((1 << (nb1)) - 1)) << nb2) | \
380 ((opcode >> (shift2)) & ((1 << (nb2)) - 1)); \
381}
382/* Opcode part 1 */
383EXTRACT_HELPER(opc1, 26, 6)static inline uint32_t opc1(uint32_t opcode) { return (opcode
>> (26)) & ((1 << (6)) - 1); };
384/* Opcode part 2 */
385EXTRACT_HELPER(opc2, 1, 5)static inline uint32_t opc2(uint32_t opcode) { return (opcode
>> (1)) & ((1 << (5)) - 1); };
386/* Opcode part 3 */
387EXTRACT_HELPER(opc3, 6, 5)static inline uint32_t opc3(uint32_t opcode) { return (opcode
>> (6)) & ((1 << (5)) - 1); };
388/* Update Cr0 flags */
389EXTRACT_HELPER(Rc, 0, 1)static inline uint32_t Rc(uint32_t opcode) { return (opcode >>
(0)) & ((1 << (1)) - 1); };
390/* Destination */
391EXTRACT_HELPER(rD, 21, 5)static inline uint32_t rD(uint32_t opcode) { return (opcode >>
(21)) & ((1 << (5)) - 1); };
392/* Source */
393EXTRACT_HELPER(rS, 21, 5)static inline uint32_t rS(uint32_t opcode) { return (opcode >>
(21)) & ((1 << (5)) - 1); };
394/* First operand */
395EXTRACT_HELPER(rA, 16, 5)static inline uint32_t rA(uint32_t opcode) { return (opcode >>
(16)) & ((1 << (5)) - 1); };
396/* Second operand */
397EXTRACT_HELPER(rB, 11, 5)static inline uint32_t rB(uint32_t opcode) { return (opcode >>
(11)) & ((1 << (5)) - 1); };
398/* Third operand */
399EXTRACT_HELPER(rC, 6, 5)static inline uint32_t rC(uint32_t opcode) { return (opcode >>
(6)) & ((1 << (5)) - 1); };
400/*** Get CRn ***/
401EXTRACT_HELPER(crfD, 23, 3)static inline uint32_t crfD(uint32_t opcode) { return (opcode
>> (23)) & ((1 << (3)) - 1); };
402EXTRACT_HELPER(crfS, 18, 3)static inline uint32_t crfS(uint32_t opcode) { return (opcode
>> (18)) & ((1 << (3)) - 1); };
403EXTRACT_HELPER(crbD, 21, 5)static inline uint32_t crbD(uint32_t opcode) { return (opcode
>> (21)) & ((1 << (5)) - 1); };
404EXTRACT_HELPER(crbA, 16, 5)static inline uint32_t crbA(uint32_t opcode) { return (opcode
>> (16)) & ((1 << (5)) - 1); };
405EXTRACT_HELPER(crbB, 11, 5)static inline uint32_t crbB(uint32_t opcode) { return (opcode
>> (11)) & ((1 << (5)) - 1); };
406/* SPR / TBL */
407EXTRACT_HELPER(_SPR, 11, 10)static inline uint32_t _SPR(uint32_t opcode) { return (opcode
>> (11)) & ((1 << (10)) - 1); };
408static inline uint32_t SPR(uint32_t opcode)
409{
410 uint32_t sprn = _SPR(opcode);
411
412 return ((sprn >> 5) & 0x1F) | ((sprn & 0x1F) << 5);
413}
414/*** Get constants ***/
415EXTRACT_HELPER(IMM, 12, 8)static inline uint32_t IMM(uint32_t opcode) { return (opcode >>
(12)) & ((1 << (8)) - 1); };
416/* 16 bits signed immediate value */
417EXTRACT_SHELPER(SIMM, 0, 16)static inline int32_t SIMM(uint32_t opcode) { return (int16_t
)((opcode >> (0)) & ((1 << (16)) - 1)); };
418/* 16 bits unsigned immediate value */
419EXTRACT_HELPER(UIMM, 0, 16)static inline uint32_t UIMM(uint32_t opcode) { return (opcode
>> (0)) & ((1 << (16)) - 1); };
420/* 5 bits signed immediate value */
421EXTRACT_HELPER(SIMM5, 16, 5)static inline uint32_t SIMM5(uint32_t opcode) { return (opcode
>> (16)) & ((1 << (5)) - 1); };
422/* 5 bits signed immediate value */
423EXTRACT_HELPER(UIMM5, 16, 5)static inline uint32_t UIMM5(uint32_t opcode) { return (opcode
>> (16)) & ((1 << (5)) - 1); };
424/* Bit count */
425EXTRACT_HELPER(NB, 11, 5)static inline uint32_t NB(uint32_t opcode) { return (opcode >>
(11)) & ((1 << (5)) - 1); };
426/* Shift count */
427EXTRACT_HELPER(SH, 11, 5)static inline uint32_t SH(uint32_t opcode) { return (opcode >>
(11)) & ((1 << (5)) - 1); };
428/* Vector shift count */
429EXTRACT_HELPER(VSH, 6, 4)static inline uint32_t VSH(uint32_t opcode) { return (opcode >>
(6)) & ((1 << (4)) - 1); };
430/* Mask start */
431EXTRACT_HELPER(MB, 6, 5)static inline uint32_t MB(uint32_t opcode) { return (opcode >>
(6)) & ((1 << (5)) - 1); };
432/* Mask end */
433EXTRACT_HELPER(ME, 1, 5)static inline uint32_t ME(uint32_t opcode) { return (opcode >>
(1)) & ((1 << (5)) - 1); };
434/* Trap operand */
435EXTRACT_HELPER(TO, 21, 5)static inline uint32_t TO(uint32_t opcode) { return (opcode >>
(21)) & ((1 << (5)) - 1); };
436
437EXTRACT_HELPER(CRM, 12, 8)static inline uint32_t CRM(uint32_t opcode) { return (opcode >>
(12)) & ((1 << (8)) - 1); };
438EXTRACT_HELPER(SR, 16, 4)static inline uint32_t SR(uint32_t opcode) { return (opcode >>
(16)) & ((1 << (4)) - 1); };
439
440/* mtfsf/mtfsfi */
441EXTRACT_HELPER(FPBF, 23, 3)static inline uint32_t FPBF(uint32_t opcode) { return (opcode
>> (23)) & ((1 << (3)) - 1); };
442EXTRACT_HELPER(FPIMM, 12, 4)static inline uint32_t FPIMM(uint32_t opcode) { return (opcode
>> (12)) & ((1 << (4)) - 1); };
443EXTRACT_HELPER(FPL, 25, 1)static inline uint32_t FPL(uint32_t opcode) { return (opcode >>
(25)) & ((1 << (1)) - 1); };
444EXTRACT_HELPER(FPFLM, 17, 8)static inline uint32_t FPFLM(uint32_t opcode) { return (opcode
>> (17)) & ((1 << (8)) - 1); };
445EXTRACT_HELPER(FPW, 16, 1)static inline uint32_t FPW(uint32_t opcode) { return (opcode >>
(16)) & ((1 << (1)) - 1); };
446
447/*** Jump target decoding ***/
448/* Displacement */
449EXTRACT_SHELPER(d, 0, 16)static inline int32_t d(uint32_t opcode) { return (int16_t)((
opcode >> (0)) & ((1 << (16)) - 1)); };
450/* Immediate address */
451static inline target_ulong LI(uint32_t opcode)
452{
453 return (opcode >> 0) & 0x03FFFFFC;
454}
455
456static inline uint32_t BD(uint32_t opcode)
457{
458 return (opcode >> 0) & 0xFFFC;
459}
460
461EXTRACT_HELPER(BO, 21, 5)static inline uint32_t BO(uint32_t opcode) { return (opcode >>
(21)) & ((1 << (5)) - 1); };
462EXTRACT_HELPER(BI, 16, 5)static inline uint32_t BI(uint32_t opcode) { return (opcode >>
(16)) & ((1 << (5)) - 1); };
463/* Absolute/relative address */
464EXTRACT_HELPER(AA, 1, 1)static inline uint32_t AA(uint32_t opcode) { return (opcode >>
(1)) & ((1 << (1)) - 1); };
465/* Link */
466EXTRACT_HELPER(LK, 0, 1)static inline uint32_t LK(uint32_t opcode) { return (opcode >>
(0)) & ((1 << (1)) - 1); };
467
468/* Create a mask between <start> and <end> bits */
469static inline target_ulong MASK(uint32_t start, uint32_t end)
470{
471 target_ulong ret;
472
473#if defined(TARGET_PPC64)
474 if (likely(start == 0)__builtin_expect(!!(start == 0), 1)) {
475 ret = UINT64_MAX(18446744073709551615UL) << (63 - end);
476 } else if (likely(end == 63)__builtin_expect(!!(end == 63), 1)) {
477 ret = UINT64_MAX(18446744073709551615UL) >> start;
478 }
479#else
480 if (likely(start == 0)__builtin_expect(!!(start == 0), 1)) {
481 ret = UINT32_MAX(4294967295U) << (31 - end);
482 } else if (likely(end == 31)__builtin_expect(!!(end == 31), 1)) {
483 ret = UINT32_MAX(4294967295U) >> start;
484 }
485#endif
486 else {
487 ret = (((target_ulong)(-1ULL)) >> (start)) ^
488 (((target_ulong)(-1ULL) >> (end)) >> 1);
489 if (unlikely(start > end)__builtin_expect(!!(start > end), 0))
490 return ~ret;
491 }
492
493 return ret;
494}
495
496EXTRACT_HELPER_SPLIT(xT, 0, 1, 21, 5)static inline uint32_t xT(uint32_t opcode) { return (((opcode
>> (0)) & ((1 << (1)) - 1)) << 5) | ((
opcode >> (21)) & ((1 << (5)) - 1)); };
497EXTRACT_HELPER_SPLIT(xS, 0, 1, 21, 5)static inline uint32_t xS(uint32_t opcode) { return (((opcode
>> (0)) & ((1 << (1)) - 1)) << 5) | ((
opcode >> (21)) & ((1 << (5)) - 1)); };
498EXTRACT_HELPER_SPLIT(xA, 2, 1, 16, 5)static inline uint32_t xA(uint32_t opcode) { return (((opcode
>> (2)) & ((1 << (1)) - 1)) << 5) | ((
opcode >> (16)) & ((1 << (5)) - 1)); };
499EXTRACT_HELPER_SPLIT(xB, 1, 1, 11, 5)static inline uint32_t xB(uint32_t opcode) { return (((opcode
>> (1)) & ((1 << (1)) - 1)) << 5) | ((
opcode >> (11)) & ((1 << (5)) - 1)); };
500EXTRACT_HELPER_SPLIT(xC, 3, 1, 6, 5)static inline uint32_t xC(uint32_t opcode) { return (((opcode
>> (3)) & ((1 << (1)) - 1)) << 5) | ((
opcode >> (6)) & ((1 << (5)) - 1)); };
501EXTRACT_HELPER(DM, 8, 2)static inline uint32_t DM(uint32_t opcode) { return (opcode >>
(8)) & ((1 << (2)) - 1); };
502EXTRACT_HELPER(UIM, 16, 2)static inline uint32_t UIM(uint32_t opcode) { return (opcode >>
(16)) & ((1 << (2)) - 1); };
503EXTRACT_HELPER(SHW, 8, 2)static inline uint32_t SHW(uint32_t opcode) { return (opcode >>
(8)) & ((1 << (2)) - 1); };
504/*****************************************************************************/
505/* PowerPC instructions table */
506
507#if defined(DO_PPC_STATISTICS)
508#define GEN_OPCODE(name, op1, op2, op3, invl, _typ, _typ2){ .opc1 = op1, .opc2 = op2, .opc3 = op3, .pad = { 0, }, .handler
= { .inval1 = invl, .type = _typ, .type2 = _typ2, .handler =
&gen_name, }, .oname = "name", } \
509{ \
510 .opc1 = op1, \
511 .opc2 = op2, \
512 .opc3 = op3, \
513 .pad = { 0, }, \
514 .handler = { \
515 .inval1 = invl, \
516 .type = _typ, \
517 .type2 = _typ2, \
518 .handler = &gen_##name, \
519 .oname = stringify(name)"name", \
520 }, \
521 .oname = stringify(name)"name", \
522}
523#define GEN_OPCODE_DUAL(name, op1, op2, op3, invl1, invl2, _typ, _typ2){ .opc1 = op1, .opc2 = op2, .opc3 = op3, .pad = { 0, }, .handler
= { .inval1 = invl1, .inval2 = invl2, .type = _typ, .type2 =
_typ2, .handler = &gen_name, }, .oname = "name", } \
524{ \
525 .opc1 = op1, \
526 .opc2 = op2, \
527 .opc3 = op3, \
528 .pad = { 0, }, \
529 .handler = { \
530 .inval1 = invl1, \
531 .inval2 = invl2, \
532 .type = _typ, \
533 .type2 = _typ2, \
534 .handler = &gen_##name, \
535 .oname = stringify(name)"name", \
536 }, \
537 .oname = stringify(name)"name", \
538}
539#define GEN_OPCODE2(name, onam, op1, op2, op3, invl, _typ, _typ2){ .opc1 = op1, .opc2 = op2, .opc3 = op3, .pad = { 0, }, .handler
= { .inval1 = invl, .type = _typ, .type2 = _typ2, .handler =
&gen_name, }, .oname = onam, } \
540{ \
541 .opc1 = op1, \
542 .opc2 = op2, \
543 .opc3 = op3, \
544 .pad = { 0, }, \
545 .handler = { \
546 .inval1 = invl, \
547 .type = _typ, \
548 .type2 = _typ2, \
549 .handler = &gen_##name, \
550 .oname = onam, \
551 }, \
552 .oname = onam, \
553}
554#else
555#define GEN_OPCODE(name, op1, op2, op3, invl, _typ, _typ2){ .opc1 = op1, .opc2 = op2, .opc3 = op3, .pad = { 0, }, .handler
= { .inval1 = invl, .type = _typ, .type2 = _typ2, .handler =
&gen_name, }, .oname = "name", } \
556{ \
557 .opc1 = op1, \
558 .opc2 = op2, \
559 .opc3 = op3, \
560 .pad = { 0, }, \
561 .handler = { \
562 .inval1 = invl, \
563 .type = _typ, \
564 .type2 = _typ2, \
565 .handler = &gen_##name, \
566 }, \
567 .oname = stringify(name)"name", \
568}
569#define GEN_OPCODE_DUAL(name, op1, op2, op3, invl1, invl2, _typ, _typ2){ .opc1 = op1, .opc2 = op2, .opc3 = op3, .pad = { 0, }, .handler
= { .inval1 = invl1, .inval2 = invl2, .type = _typ, .type2 =
_typ2, .handler = &gen_name, }, .oname = "name", } \
570{ \
571 .opc1 = op1, \
572 .opc2 = op2, \
573 .opc3 = op3, \
574 .pad = { 0, }, \
575 .handler = { \
576 .inval1 = invl1, \
577 .inval2 = invl2, \
578 .type = _typ, \
579 .type2 = _typ2, \
580 .handler = &gen_##name, \
581 }, \
582 .oname = stringify(name)"name", \
583}
584#define GEN_OPCODE2(name, onam, op1, op2, op3, invl, _typ, _typ2){ .opc1 = op1, .opc2 = op2, .opc3 = op3, .pad = { 0, }, .handler
= { .inval1 = invl, .type = _typ, .type2 = _typ2, .handler =
&gen_name, }, .oname = onam, } \
585{ \
586 .opc1 = op1, \
587 .opc2 = op2, \
588 .opc3 = op3, \
589 .pad = { 0, }, \
590 .handler = { \
591 .inval1 = invl, \
592 .type = _typ, \
593 .type2 = _typ2, \
594 .handler = &gen_##name, \
595 }, \
596 .oname = onam, \
597}
598#endif
599
600/* SPR load/store helpers */
601static inline void gen_load_spr(TCGvTCGv_i32 t, int reg)
602{
603 tcg_gen_ld_tltcg_gen_ld_i32(t, cpu_env, offsetof(CPUPPCState, spr[reg])__builtin_offsetof(CPUPPCState, spr[reg]));
604}
605
606static inline void gen_store_spr(int reg, TCGvTCGv_i32 t)
607{
608 tcg_gen_st_tltcg_gen_st_i32(t, cpu_env, offsetof(CPUPPCState, spr[reg])__builtin_offsetof(CPUPPCState, spr[reg]));
609}
610
611/* Invalid instruction */
612static void gen_invalid(DisasContext *ctx)
613{
614 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
615}
616
617static opc_handler_t invalid_handler = {
618 .inval1 = 0xFFFFFFFF,
619 .inval2 = 0xFFFFFFFF,
620 .type = PPC_NONE,
621 .type2 = PPC_NONE,
622 .handler = gen_invalid,
623};
624
625/*** Integer comparison ***/
626
627static inline void gen_op_cmp(TCGvTCGv_i32 arg0, TCGvTCGv_i32 arg1, int s, int crf)
628{
629 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
630 TCGv_i32 t1 = tcg_temp_new_i32();
631
632 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(cpu_crf[crf], cpu_so);
633
634 tcg_gen_setcond_tltcg_gen_setcond_i32((s ? TCG_COND_LT: TCG_COND_LTU), t0, arg0, arg1);
635 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, t0);
636 tcg_gen_shli_i32(t1, t1, CRF_LT3);
637 tcg_gen_or_i32(cpu_crf[crf], cpu_crf[crf], t1);
638
639 tcg_gen_setcond_tltcg_gen_setcond_i32((s ? TCG_COND_GT: TCG_COND_GTU), t0, arg0, arg1);
640 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, t0);
641 tcg_gen_shli_i32(t1, t1, CRF_GT2);
642 tcg_gen_or_i32(cpu_crf[crf], cpu_crf[crf], t1);
643
644 tcg_gen_setcond_tltcg_gen_setcond_i32(TCG_COND_EQ, t0, arg0, arg1);
645 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, t0);
646 tcg_gen_shli_i32(t1, t1, CRF_EQ1);
647 tcg_gen_or_i32(cpu_crf[crf], cpu_crf[crf], t1);
648
649 tcg_temp_freetcg_temp_free_i32(t0);
650 tcg_temp_free_i32(t1);
651}
652
653static inline void gen_op_cmpi(TCGvTCGv_i32 arg0, target_ulong arg1, int s, int crf)
654{
655 TCGvTCGv_i32 t0 = tcg_const_tltcg_const_i32(arg1);
656 gen_op_cmp(arg0, t0, s, crf);
657 tcg_temp_freetcg_temp_free_i32(t0);
658}
659
660static inline void gen_op_cmp32(TCGvTCGv_i32 arg0, TCGvTCGv_i32 arg1, int s, int crf)
661{
662 TCGvTCGv_i32 t0, t1;
663 t0 = tcg_temp_new()tcg_temp_new_i32();
664 t1 = tcg_temp_new()tcg_temp_new_i32();
665 if (s) {
666 tcg_gen_ext32s_tltcg_gen_mov_i32(t0, arg0);
667 tcg_gen_ext32s_tltcg_gen_mov_i32(t1, arg1);
668 } else {
669 tcg_gen_ext32u_tltcg_gen_mov_i32(t0, arg0);
670 tcg_gen_ext32u_tltcg_gen_mov_i32(t1, arg1);
671 }
672 gen_op_cmp(t0, t1, s, crf);
673 tcg_temp_freetcg_temp_free_i32(t1);
674 tcg_temp_freetcg_temp_free_i32(t0);
675}
676
677static inline void gen_op_cmpi32(TCGvTCGv_i32 arg0, target_ulong arg1, int s, int crf)
678{
679 TCGvTCGv_i32 t0 = tcg_const_tltcg_const_i32(arg1);
680 gen_op_cmp32(arg0, t0, s, crf);
681 tcg_temp_freetcg_temp_free_i32(t0);
682}
683
684static inline void gen_set_Rc0(DisasContext *ctx, TCGvTCGv_i32 reg)
685{
686 if (NARROW_MODE(ctx)0) {
687 gen_op_cmpi32(reg, 0, 1, 0);
688 } else {
689 gen_op_cmpi(reg, 0, 1, 0);
690 }
691}
692
693/* cmp */
694static void gen_cmp(DisasContext *ctx)
695{
696 if ((ctx->opcode & 0x00200000) && (ctx->insns_flags & PPC_64B)) {
697 gen_op_cmp(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)],
698 1, crfD(ctx->opcode));
699 } else {
700 gen_op_cmp32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)],
701 1, crfD(ctx->opcode));
702 }
703}
704
705/* cmpi */
706static void gen_cmpi(DisasContext *ctx)
707{
708 if ((ctx->opcode & 0x00200000) && (ctx->insns_flags & PPC_64B)) {
709 gen_op_cmpi(cpu_gpr[rA(ctx->opcode)], SIMM(ctx->opcode),
710 1, crfD(ctx->opcode));
711 } else {
712 gen_op_cmpi32(cpu_gpr[rA(ctx->opcode)], SIMM(ctx->opcode),
713 1, crfD(ctx->opcode));
714 }
715}
716
717/* cmpl */
718static void gen_cmpl(DisasContext *ctx)
719{
720 if ((ctx->opcode & 0x00200000) && (ctx->insns_flags & PPC_64B)) {
721 gen_op_cmp(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)],
722 0, crfD(ctx->opcode));
723 } else {
724 gen_op_cmp32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)],
725 0, crfD(ctx->opcode));
726 }
727}
728
729/* cmpli */
730static void gen_cmpli(DisasContext *ctx)
731{
732 if ((ctx->opcode & 0x00200000) && (ctx->insns_flags & PPC_64B)) {
733 gen_op_cmpi(cpu_gpr[rA(ctx->opcode)], UIMM(ctx->opcode),
734 0, crfD(ctx->opcode));
735 } else {
736 gen_op_cmpi32(cpu_gpr[rA(ctx->opcode)], UIMM(ctx->opcode),
737 0, crfD(ctx->opcode));
738 }
739}
740
741/* isel (PowerPC 2.03 specification) */
742static void gen_isel(DisasContext *ctx)
743{
744 int l1, l2;
745 uint32_t bi = rC(ctx->opcode);
746 uint32_t mask;
747 TCGv_i32 t0;
748
749 l1 = gen_new_label();
750 l2 = gen_new_label();
751
752 mask = 1 << (3 - (bi & 0x03));
753 t0 = tcg_temp_new_i32();
754 tcg_gen_andi_i32(t0, cpu_crf[bi >> 2], mask);
755 tcg_gen_brcondi_i32(TCG_COND_EQ, t0, 0, l1);
756 if (rA(ctx->opcode) == 0)
757 tcg_gen_movi_tltcg_gen_movi_i32(cpu_gpr[rD(ctx->opcode)], 0);
758 else
759 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
760 tcg_gen_br(l2);
761 gen_set_label(l1);
762 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
763 gen_set_label(l2);
764 tcg_temp_free_i32(t0);
765}
766
767/* cmpb: PowerPC 2.05 specification */
768static void gen_cmpb(DisasContext *ctx)
769{
770 gen_helper_cmpb(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)],
771 cpu_gpr[rB(ctx->opcode)]);
772}
773
774/*** Integer arithmetic ***/
775
776static inline void gen_op_arith_compute_ov(DisasContext *ctx, TCGvTCGv_i32 arg0,
777 TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2, int sub)
778{
779 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
780
781 tcg_gen_xor_tltcg_gen_xor_i32(cpu_ov, arg0, arg2);
782 tcg_gen_xor_tltcg_gen_xor_i32(t0, arg1, arg2);
783 if (sub) {
784 tcg_gen_and_tltcg_gen_and_i32(cpu_ov, cpu_ov, t0);
785 } else {
786 tcg_gen_andc_tltcg_gen_andc_i32(cpu_ov, cpu_ov, t0);
787 }
788 tcg_temp_freetcg_temp_free_i32(t0);
789 if (NARROW_MODE(ctx)0) {
790 tcg_gen_ext32s_tltcg_gen_mov_i32(cpu_ov, cpu_ov);
791 }
792 tcg_gen_shri_tltcg_gen_shri_i32(cpu_ov, cpu_ov, TARGET_LONG_BITS32 - 1);
793 tcg_gen_or_tltcg_gen_or_i32(cpu_so, cpu_so, cpu_ov);
794}
795
796/* Common add function */
797static inline void gen_op_arith_add(DisasContext *ctx, TCGvTCGv_i32 ret, TCGvTCGv_i32 arg1,
798 TCGvTCGv_i32 arg2, bool_Bool add_ca, bool_Bool compute_ca,
799 bool_Bool compute_ov, bool_Bool compute_rc0)
800{
801 TCGvTCGv_i32 t0 = ret;
802
803 if (compute_ca || compute_ov) {
804 t0 = tcg_temp_new()tcg_temp_new_i32();
805 }
806
807 if (compute_ca) {
808 if (NARROW_MODE(ctx)0) {
809 /* Caution: a non-obvious corner case of the spec is that we
810 must produce the *entire* 64-bit addition, but produce the
811 carry into bit 32. */
812 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
813 tcg_gen_xor_tltcg_gen_xor_i32(t1, arg1, arg2); /* add without carry */
814 tcg_gen_add_tltcg_gen_add_i32(t0, arg1, arg2);
815 if (add_ca) {
816 tcg_gen_add_tltcg_gen_add_i32(t0, t0, cpu_ca);
817 }
818 tcg_gen_xor_tltcg_gen_xor_i32(cpu_ca, t0, t1); /* bits changed w/ carry */
819 tcg_temp_freetcg_temp_free_i32(t1);
820 tcg_gen_shri_tltcg_gen_shri_i32(cpu_ca, cpu_ca, 32); /* extract bit 32 */
821 tcg_gen_andi_tltcg_gen_andi_i32(cpu_ca, cpu_ca, 1);
822 } else {
823 TCGvTCGv_i32 zero = tcg_const_tltcg_const_i32(0);
824 if (add_ca) {
825 tcg_gen_add2_tltcg_gen_add2_i32(t0, cpu_ca, arg1, zero, cpu_ca, zero);
826 tcg_gen_add2_tltcg_gen_add2_i32(t0, cpu_ca, t0, cpu_ca, arg2, zero);
827 } else {
828 tcg_gen_add2_tltcg_gen_add2_i32(t0, cpu_ca, arg1, zero, arg2, zero);
829 }
830 tcg_temp_freetcg_temp_free_i32(zero);
831 }
832 } else {
833 tcg_gen_add_tltcg_gen_add_i32(t0, arg1, arg2);
834 if (add_ca) {
835 tcg_gen_add_tltcg_gen_add_i32(t0, t0, cpu_ca);
836 }
837 }
838
839 if (compute_ov) {
840 gen_op_arith_compute_ov(ctx, t0, arg1, arg2, 0);
841 }
842 if (unlikely(compute_rc0)__builtin_expect(!!(compute_rc0), 0)) {
843 gen_set_Rc0(ctx, t0);
844 }
845
846 if (!TCGV_EQUAL(t0, ret)(((t0).i32) == ((ret).i32))) {
847 tcg_gen_mov_tltcg_gen_mov_i32(ret, t0);
848 tcg_temp_freetcg_temp_free_i32(t0);
849 }
850}
851/* Add functions with two operands */
852#define GEN_INT_ARITH_ADD(name, opc3, add_ca, compute_ca, compute_ov){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \
853static void glue(gen_, name)gen_name(DisasContext *ctx) \
854{ \
855 gen_op_arith_add(ctx, cpu_gpr[rD(ctx->opcode)], \
856 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], \
857 add_ca, compute_ca, compute_ov, Rc(ctx->opcode)); \
858}
859/* Add functions with one operand and one immediate */
860#define GEN_INT_ARITH_ADD_CONST(name, opc3, const_val, \{ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
861 add_ca, compute_ca, compute_ov){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \
862static void glue(gen_, name)gen_name(DisasContext *ctx) \
863{ \
864 TCGvTCGv_i32 t0 = tcg_const_tltcg_const_i32(const_val); \
865 gen_op_arith_add(ctx, cpu_gpr[rD(ctx->opcode)], \
866 cpu_gpr[rA(ctx->opcode)], t0, \
867 add_ca, compute_ca, compute_ov, Rc(ctx->opcode)); \
868 tcg_temp_freetcg_temp_free_i32(t0); \
869}
870
871/* add add. addo addo. */
872GEN_INT_ARITH_ADD(add, 0x08, 0, 0, 0){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_add, }, .oname = "add", },
873GEN_INT_ARITH_ADD(addo, 0x18, 0, 0, 1){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addo, }, .oname = "addo", },
874/* addc addc. addco addco. */
875GEN_INT_ARITH_ADD(addc, 0x00, 0, 1, 0){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addc, }, .oname = "addc", },
876GEN_INT_ARITH_ADD(addco, 0x10, 0, 1, 1){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addco, }, .oname = "addco", },
877/* adde adde. addeo addeo. */
878GEN_INT_ARITH_ADD(adde, 0x04, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_adde, }, .oname = "adde", },
879GEN_INT_ARITH_ADD(addeo, 0x14, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addeo, }, .oname = "addeo", },
880/* addme addme. addmeo addmeo. */
881GEN_INT_ARITH_ADD_CONST(addme, 0x07, -1LL, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addme, }, .oname = "addme", },
882GEN_INT_ARITH_ADD_CONST(addmeo, 0x17, -1LL, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addmeo, }, .oname = "addmeo", },
883/* addze addze. addzeo addzeo.*/
884GEN_INT_ARITH_ADD_CONST(addze, 0x06, 0, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addze, }, .oname = "addze", },
885GEN_INT_ARITH_ADD_CONST(addzeo, 0x16, 0, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addzeo, }, .oname = "addzeo", },
886/* addi */
887static void gen_addi(DisasContext *ctx)
888{
889 target_long simm = SIMM(ctx->opcode);
890
891 if (rA(ctx->opcode) == 0) {
892 /* li case */
893 tcg_gen_movi_tltcg_gen_movi_i32(cpu_gpr[rD(ctx->opcode)], simm);
894 } else {
895 tcg_gen_addi_tltcg_gen_addi_i32(cpu_gpr[rD(ctx->opcode)],
896 cpu_gpr[rA(ctx->opcode)], simm);
897 }
898}
899/* addic addic.*/
900static inline void gen_op_addic(DisasContext *ctx, bool_Bool compute_rc0)
901{
902 TCGvTCGv_i32 c = tcg_const_tltcg_const_i32(SIMM(ctx->opcode));
903 gen_op_arith_add(ctx, cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)],
904 c, 0, 1, 0, compute_rc0);
905 tcg_temp_freetcg_temp_free_i32(c);
906}
907
908static void gen_addic(DisasContext *ctx)
909{
910 gen_op_addic(ctx, 0);
911}
912
913static void gen_addic_(DisasContext *ctx)
914{
915 gen_op_addic(ctx, 1);
916}
917
918/* addis */
919static void gen_addis(DisasContext *ctx)
920{
921 target_long simm = SIMM(ctx->opcode);
922
923 if (rA(ctx->opcode) == 0) {
924 /* lis case */
925 tcg_gen_movi_tltcg_gen_movi_i32(cpu_gpr[rD(ctx->opcode)], simm << 16);
926 } else {
927 tcg_gen_addi_tltcg_gen_addi_i32(cpu_gpr[rD(ctx->opcode)],
928 cpu_gpr[rA(ctx->opcode)], simm << 16);
929 }
930}
931
932static inline void gen_op_arith_divw(DisasContext *ctx, TCGvTCGv_i32 ret, TCGvTCGv_i32 arg1,
933 TCGvTCGv_i32 arg2, int sign, int compute_ov)
934{
935 int l1 = gen_new_label();
936 int l2 = gen_new_label();
937 TCGv_i32 t0 = tcg_temp_local_new_i32();
938 TCGv_i32 t1 = tcg_temp_local_new_i32();
939
940 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t0, arg1);
941 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, arg2);
942 tcg_gen_brcondi_i32(TCG_COND_EQ, t1, 0, l1);
943 if (sign) {
944 int l3 = gen_new_label();
945 tcg_gen_brcondi_i32(TCG_COND_NE, t1, -1, l3);
946 tcg_gen_brcondi_i32(TCG_COND_EQ, t0, INT32_MIN(-2147483647-1), l1);
947 gen_set_label(l3);
948 tcg_gen_div_i32(t0, t0, t1);
949 } else {
950 tcg_gen_divu_i32(t0, t0, t1);
951 }
952 if (compute_ov) {
953 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 0);
954 }
955 tcg_gen_br(l2);
956 gen_set_label(l1);
957 if (sign) {
958 tcg_gen_sari_i32(t0, t0, 31);
959 } else {
960 tcg_gen_movi_i32(t0, 0);
961 }
962 if (compute_ov) {
963 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 1);
964 tcg_gen_movi_tltcg_gen_movi_i32(cpu_so, 1);
965 }
966 gen_set_label(l2);
967 tcg_gen_extu_i32_tltcg_gen_mov_i32(ret, t0);
968 tcg_temp_free_i32(t0);
969 tcg_temp_free_i32(t1);
970 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
971 gen_set_Rc0(ctx, ret);
972}
973/* Div functions */
974#define GEN_INT_ARITH_DIVW(name, opc3, sign, compute_ov){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
975static void glue(gen_, name)gen_name(DisasContext *ctx) \
976{ \
977 gen_op_arith_divw(ctx, cpu_gpr[rD(ctx->opcode)], \
978 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], \
979 sign, compute_ov); \
980}
981/* divwu divwu. divwuo divwuo. */
982GEN_INT_ARITH_DIVW(divwu, 0x0E, 0, 0){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_divwu, }, .oname = "divwu", };
983GEN_INT_ARITH_DIVW(divwuo, 0x1E, 0, 1){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_divwuo, }, .oname = "divwuo", };
984/* divw divw. divwo divwo. */
985GEN_INT_ARITH_DIVW(divw, 0x0F, 1, 0){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_divw, }, .oname = "divw", };
986GEN_INT_ARITH_DIVW(divwo, 0x1F, 1, 1){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_divwo, }, .oname = "divwo", };
987#if defined(TARGET_PPC64)
988static inline void gen_op_arith_divd(DisasContext *ctx, TCGvTCGv_i32 ret, TCGvTCGv_i32 arg1,
989 TCGvTCGv_i32 arg2, int sign, int compute_ov)
990{
991 int l1 = gen_new_label();
992 int l2 = gen_new_label();
993
994 tcg_gen_brcondi_i64(TCG_COND_EQ, arg2, 0, l1);
995 if (sign) {
996 int l3 = gen_new_label();
997 tcg_gen_brcondi_i64(TCG_COND_NE, arg2, -1, l3);
998 tcg_gen_brcondi_i64(TCG_COND_EQ, arg1, INT64_MIN(-9223372036854775807L -1), l1);
999 gen_set_label(l3);
1000 tcg_gen_div_i64(ret, arg1, arg2);
1001 } else {
1002 tcg_gen_divu_i64(ret, arg1, arg2);
1003 }
1004 if (compute_ov) {
1005 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 0);
1006 }
1007 tcg_gen_br(l2);
1008 gen_set_label(l1);
1009 if (sign) {
1010 tcg_gen_sari_i64(ret, arg1, 63);
1011 } else {
1012 tcg_gen_movi_i64(ret, 0);
1013 }
1014 if (compute_ov) {
1015 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 1);
1016 tcg_gen_movi_tltcg_gen_movi_i32(cpu_so, 1);
1017 }
1018 gen_set_label(l2);
1019 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1020 gen_set_Rc0(ctx, ret);
1021}
1022#define GEN_INT_ARITH_DIVD(name, opc3, sign, compute_ov) \
1023static void glue(gen_, name)gen_name(DisasContext *ctx) \
1024{ \
1025 gen_op_arith_divd(ctx, cpu_gpr[rD(ctx->opcode)], \
1026 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], \
1027 sign, compute_ov); \
1028}
1029/* divwu divwu. divwuo divwuo. */
1030GEN_INT_ARITH_DIVD(divdu, 0x0E, 0, 0);
1031GEN_INT_ARITH_DIVD(divduo, 0x1E, 0, 1);
1032/* divw divw. divwo divwo. */
1033GEN_INT_ARITH_DIVD(divd, 0x0F, 1, 0);
1034GEN_INT_ARITH_DIVD(divdo, 0x1F, 1, 1);
1035#endif
1036
1037/* mulhw mulhw. */
1038static void gen_mulhw(DisasContext *ctx)
1039{
1040 TCGv_i32 t0 = tcg_temp_new_i32();
1041 TCGv_i32 t1 = tcg_temp_new_i32();
1042
1043 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t0, cpu_gpr[rA(ctx->opcode)]);
1044 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, cpu_gpr[rB(ctx->opcode)]);
1045 tcg_gen_muls2_i32(t0, t1, t0, t1);
1046 tcg_gen_extu_i32_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], t1);
1047 tcg_temp_free_i32(t0);
1048 tcg_temp_free_i32(t1);
1049 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1050 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
1051}
1052
1053/* mulhwu mulhwu. */
1054static void gen_mulhwu(DisasContext *ctx)
1055{
1056 TCGv_i32 t0 = tcg_temp_new_i32();
1057 TCGv_i32 t1 = tcg_temp_new_i32();
1058
1059 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t0, cpu_gpr[rA(ctx->opcode)]);
1060 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, cpu_gpr[rB(ctx->opcode)]);
1061 tcg_gen_mulu2_i32(t0, t1, t0, t1);
1062 tcg_gen_extu_i32_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], t1);
1063 tcg_temp_free_i32(t0);
1064 tcg_temp_free_i32(t1);
1065 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1066 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
1067}
1068
1069/* mullw mullw. */
1070static void gen_mullw(DisasContext *ctx)
1071{
1072 tcg_gen_mul_tltcg_gen_mul_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)],
1073 cpu_gpr[rB(ctx->opcode)]);
1074 tcg_gen_ext32s_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)]);
1075 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1076 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
1077}
1078
1079/* mullwo mullwo. */
1080static void gen_mullwo(DisasContext *ctx)
1081{
1082 TCGv_i32 t0 = tcg_temp_new_i32();
1083 TCGv_i32 t1 = tcg_temp_new_i32();
1084
1085 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t0, cpu_gpr[rA(ctx->opcode)]);
1086 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, cpu_gpr[rB(ctx->opcode)]);
1087 tcg_gen_muls2_i32(t0, t1, t0, t1);
1088 tcg_gen_ext_i32_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], t0);
1089
1090 tcg_gen_sari_i32(t0, t0, 31);
1091 tcg_gen_setcond_i32(TCG_COND_NE, t0, t0, t1);
1092 tcg_gen_extu_i32_tltcg_gen_mov_i32(cpu_ov, t0);
1093 tcg_gen_or_tltcg_gen_or_i32(cpu_so, cpu_so, cpu_ov);
1094
1095 tcg_temp_free_i32(t0);
1096 tcg_temp_free_i32(t1);
1097 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1098 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
1099}
1100
1101/* mulli */
1102static void gen_mulli(DisasContext *ctx)
1103{
1104 tcg_gen_muli_tltcg_gen_muli_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)],
1105 SIMM(ctx->opcode));
1106}
1107
1108#if defined(TARGET_PPC64)
1109/* mulhd mulhd. */
1110static void gen_mulhd(DisasContext *ctx)
1111{
1112 TCGvTCGv_i32 lo = tcg_temp_new()tcg_temp_new_i32();
1113 tcg_gen_muls2_tltcg_gen_muls2_i32(lo, cpu_gpr[rD(ctx->opcode)],
1114 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
1115 tcg_temp_freetcg_temp_free_i32(lo);
1116 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) {
1117 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
1118 }
1119}
1120
1121/* mulhdu mulhdu. */
1122static void gen_mulhdu(DisasContext *ctx)
1123{
1124 TCGvTCGv_i32 lo = tcg_temp_new()tcg_temp_new_i32();
1125 tcg_gen_mulu2_tltcg_gen_mulu2_i32(lo, cpu_gpr[rD(ctx->opcode)],
1126 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
1127 tcg_temp_freetcg_temp_free_i32(lo);
1128 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) {
1129 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
1130 }
1131}
1132
1133/* mulld mulld. */
1134static void gen_mulld(DisasContext *ctx)
1135{
1136 tcg_gen_mul_tltcg_gen_mul_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)],
1137 cpu_gpr[rB(ctx->opcode)]);
1138 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1139 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
1140}
1141
1142/* mulldo mulldo. */
1143static void gen_mulldo(DisasContext *ctx)
1144{
1145 gen_helper_mulldo(cpu_gpr[rD(ctx->opcode)], cpu_env,
1146 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
1147 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) {
1148 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
1149 }
1150}
1151#endif
1152
1153/* Common subf function */
1154static inline void gen_op_arith_subf(DisasContext *ctx, TCGvTCGv_i32 ret, TCGvTCGv_i32 arg1,
1155 TCGvTCGv_i32 arg2, bool_Bool add_ca, bool_Bool compute_ca,
1156 bool_Bool compute_ov, bool_Bool compute_rc0)
1157{
1158 TCGvTCGv_i32 t0 = ret;
1159
1160 if (compute_ca || compute_ov) {
1161 t0 = tcg_temp_new()tcg_temp_new_i32();
1162 }
1163
1164 if (compute_ca) {
1165 /* dest = ~arg1 + arg2 [+ ca]. */
1166 if (NARROW_MODE(ctx)0) {
1167 /* Caution: a non-obvious corner case of the spec is that we
1168 must produce the *entire* 64-bit addition, but produce the
1169 carry into bit 32. */
1170 TCGvTCGv_i32 inv1 = tcg_temp_new()tcg_temp_new_i32();
1171 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
1172 tcg_gen_not_tltcg_gen_not_i32(inv1, arg1);
1173 if (add_ca) {
1174 tcg_gen_add_tltcg_gen_add_i32(t0, arg2, cpu_ca);
1175 } else {
1176 tcg_gen_addi_tltcg_gen_addi_i32(t0, arg2, 1);
1177 }
1178 tcg_gen_xor_tltcg_gen_xor_i32(t1, arg2, inv1); /* add without carry */
1179 tcg_gen_add_tltcg_gen_add_i32(t0, t0, inv1);
1180 tcg_gen_xor_tltcg_gen_xor_i32(cpu_ca, t0, t1); /* bits changes w/ carry */
1181 tcg_temp_freetcg_temp_free_i32(t1);
1182 tcg_gen_shri_tltcg_gen_shri_i32(cpu_ca, cpu_ca, 32); /* extract bit 32 */
1183 tcg_gen_andi_tltcg_gen_andi_i32(cpu_ca, cpu_ca, 1);
1184 } else if (add_ca) {
1185 TCGvTCGv_i32 zero, inv1 = tcg_temp_new()tcg_temp_new_i32();
1186 tcg_gen_not_tltcg_gen_not_i32(inv1, arg1);
1187 zero = tcg_const_tltcg_const_i32(0);
1188 tcg_gen_add2_tltcg_gen_add2_i32(t0, cpu_ca, arg2, zero, cpu_ca, zero);
1189 tcg_gen_add2_tltcg_gen_add2_i32(t0, cpu_ca, t0, cpu_ca, inv1, zero);
1190 tcg_temp_freetcg_temp_free_i32(zero);
1191 tcg_temp_freetcg_temp_free_i32(inv1);
1192 } else {
1193 tcg_gen_setcond_tltcg_gen_setcond_i32(TCG_COND_GEU, cpu_ca, arg2, arg1);
1194 tcg_gen_sub_tltcg_gen_sub_i32(t0, arg2, arg1);
1195 }
1196 } else if (add_ca) {
1197 /* Since we're ignoring carry-out, we can simplify the
1198 standard ~arg1 + arg2 + ca to arg2 - arg1 + ca - 1. */
1199 tcg_gen_sub_tltcg_gen_sub_i32(t0, arg2, arg1);
1200 tcg_gen_add_tltcg_gen_add_i32(t0, t0, cpu_ca);
1201 tcg_gen_subi_tltcg_gen_subi_i32(t0, t0, 1);
1202 } else {
1203 tcg_gen_sub_tltcg_gen_sub_i32(t0, arg2, arg1);
1204 }
1205
1206 if (compute_ov) {
1207 gen_op_arith_compute_ov(ctx, t0, arg1, arg2, 1);
1208 }
1209 if (unlikely(compute_rc0)__builtin_expect(!!(compute_rc0), 0)) {
1210 gen_set_Rc0(ctx, t0);
1211 }
1212
1213 if (!TCGV_EQUAL(t0, ret)(((t0).i32) == ((ret).i32))) {
1214 tcg_gen_mov_tltcg_gen_mov_i32(ret, t0);
1215 tcg_temp_freetcg_temp_free_i32(t0);
1216 }
1217}
1218/* Sub functions with Two operands functions */
1219#define GEN_INT_ARITH_SUBF(name, opc3, add_ca, compute_ca, compute_ov){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \
1220static void glue(gen_, name)gen_name(DisasContext *ctx) \
1221{ \
1222 gen_op_arith_subf(ctx, cpu_gpr[rD(ctx->opcode)], \
1223 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], \
1224 add_ca, compute_ca, compute_ov, Rc(ctx->opcode)); \
1225}
1226/* Sub functions with one operand and one immediate */
1227#define GEN_INT_ARITH_SUBF_CONST(name, opc3, const_val, \{ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
1228 add_ca, compute_ca, compute_ov){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \
1229static void glue(gen_, name)gen_name(DisasContext *ctx) \
1230{ \
1231 TCGvTCGv_i32 t0 = tcg_const_tltcg_const_i32(const_val); \
1232 gen_op_arith_subf(ctx, cpu_gpr[rD(ctx->opcode)], \
1233 cpu_gpr[rA(ctx->opcode)], t0, \
1234 add_ca, compute_ca, compute_ov, Rc(ctx->opcode)); \
1235 tcg_temp_freetcg_temp_free_i32(t0); \
1236}
1237/* subf subf. subfo subfo. */
1238GEN_INT_ARITH_SUBF(subf, 0x01, 0, 0, 0){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subf, }, .oname = "subf", },
1239GEN_INT_ARITH_SUBF(subfo, 0x11, 0, 0, 1){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfo, }, .oname = "subfo", },
1240/* subfc subfc. subfco subfco. */
1241GEN_INT_ARITH_SUBF(subfc, 0x00, 0, 1, 0){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfc, }, .oname = "subfc", },
1242GEN_INT_ARITH_SUBF(subfco, 0x10, 0, 1, 1){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfco, }, .oname = "subfco", },
1243/* subfe subfe. subfeo subfo. */
1244GEN_INT_ARITH_SUBF(subfe, 0x04, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfe, }, .oname = "subfe", },
1245GEN_INT_ARITH_SUBF(subfeo, 0x14, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfeo, }, .oname = "subfeo", },
1246/* subfme subfme. subfmeo subfmeo. */
1247GEN_INT_ARITH_SUBF_CONST(subfme, 0x07, -1LL, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfme, }, .oname = "subfme", },
1248GEN_INT_ARITH_SUBF_CONST(subfmeo, 0x17, -1LL, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfmeo, }, .oname = "subfmeo", },
1249/* subfze subfze. subfzeo subfzeo.*/
1250GEN_INT_ARITH_SUBF_CONST(subfze, 0x06, 0, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfze, }, .oname = "subfze", },
1251GEN_INT_ARITH_SUBF_CONST(subfzeo, 0x16, 0, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfzeo, }, .oname = "subfzeo", },
1252
1253/* subfic */
1254static void gen_subfic(DisasContext *ctx)
1255{
1256 TCGvTCGv_i32 c = tcg_const_tltcg_const_i32(SIMM(ctx->opcode));
1257 gen_op_arith_subf(ctx, cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)],
1258 c, 0, 1, 0, 0);
1259 tcg_temp_freetcg_temp_free_i32(c);
1260}
1261
1262/* neg neg. nego nego. */
1263static inline void gen_op_arith_neg(DisasContext *ctx, bool_Bool compute_ov)
1264{
1265 TCGvTCGv_i32 zero = tcg_const_tltcg_const_i32(0);
1266 gen_op_arith_subf(ctx, cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)],
1267 zero, 0, 0, compute_ov, Rc(ctx->opcode));
1268 tcg_temp_freetcg_temp_free_i32(zero);
1269}
1270
1271static void gen_neg(DisasContext *ctx)
1272{
1273 gen_op_arith_neg(ctx, 0);
1274}
1275
1276static void gen_nego(DisasContext *ctx)
1277{
1278 gen_op_arith_neg(ctx, 1);
1279}
1280
1281/*** Integer logical ***/
1282#define GEN_LOGICAL2(name, tcg_op, opc, type){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", } \
1283static void glue(gen_, name)gen_name(DisasContext *ctx) \
1284{ \
1285 tcg_op(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], \
1286 cpu_gpr[rB(ctx->opcode)]); \
1287 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) \
1288 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); \
1289}
1290
1291#define GEN_LOGICAL1(name, tcg_op, opc, type){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", } \
1292static void glue(gen_, name)gen_name(DisasContext *ctx) \
1293{ \
1294 tcg_op(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]); \
1295 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) \
1296 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]); \
1297}
1298
1299/* and & and. */
1300GEN_LOGICAL2(and, tcg_gen_and_tl, 0x00, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_and, }, .oname = "and", };
1301/* andc & andc. */
1302GEN_LOGICAL2(andc, tcg_gen_andc_tl, 0x01, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_andc, }, .oname = "andc", };
1303
1304/* andi. */
1305static void gen_andi_(DisasContext *ctx)
1306{
1307 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], UIMM(ctx->opcode));
1308 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1309}
1310
1311/* andis. */
1312static void gen_andis_(DisasContext *ctx)
1313{
1314 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], UIMM(ctx->opcode) << 16);
1315 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1316}
1317
1318/* cntlzw */
1319static void gen_cntlzw(DisasContext *ctx)
1320{
1321 gen_helper_cntlzw(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]);
1322 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1323 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1324}
1325/* eqv & eqv. */
1326GEN_LOGICAL2(eqv, tcg_gen_eqv_tl, 0x08, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_eqv, }, .oname = "eqv", };
1327/* extsb & extsb. */
1328GEN_LOGICAL1(extsb, tcg_gen_ext8s_tl, 0x1D, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_extsb, }, .oname = "extsb", };
1329/* extsh & extsh. */
1330GEN_LOGICAL1(extsh, tcg_gen_ext16s_tl, 0x1C, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_extsh, }, .oname = "extsh", };
1331/* nand & nand. */
1332GEN_LOGICAL2(nand, tcg_gen_nand_tl, 0x0E, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_nand, }, .oname = "nand", };
1333/* nor & nor. */
1334GEN_LOGICAL2(nor, tcg_gen_nor_tl, 0x03, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_nor, }, .oname = "nor", };
1335
1336/* or & or. */
1337static void gen_or(DisasContext *ctx)
1338{
1339 int rs, ra, rb;
1340
1341 rs = rS(ctx->opcode);
1342 ra = rA(ctx->opcode);
1343 rb = rB(ctx->opcode);
1344 /* Optimisation for mr. ri case */
1345 if (rs != ra || rs != rb) {
1346 if (rs != rb)
1347 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[ra], cpu_gpr[rs], cpu_gpr[rb]);
1348 else
1349 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[ra], cpu_gpr[rs]);
1350 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1351 gen_set_Rc0(ctx, cpu_gpr[ra]);
1352 } else if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) {
1353 gen_set_Rc0(ctx, cpu_gpr[rs]);
1354#if defined(TARGET_PPC64)
1355 } else {
1356 int prio = 0;
1357
1358 switch (rs) {
1359 case 1:
1360 /* Set process priority to low */
1361 prio = 2;
1362 break;
1363 case 6:
1364 /* Set process priority to medium-low */
1365 prio = 3;
1366 break;
1367 case 2:
1368 /* Set process priority to normal */
1369 prio = 4;
1370 break;
1371#if !defined(CONFIG_USER_ONLY)
1372 case 31:
1373 if (ctx->mem_idx > 0) {
1374 /* Set process priority to very low */
1375 prio = 1;
1376 }
1377 break;
1378 case 5:
1379 if (ctx->mem_idx > 0) {
1380 /* Set process priority to medium-hight */
1381 prio = 5;
1382 }
1383 break;
1384 case 3:
1385 if (ctx->mem_idx > 0) {
1386 /* Set process priority to high */
1387 prio = 6;
1388 }
1389 break;
1390 case 7:
1391 if (ctx->mem_idx > 1) {
1392 /* Set process priority to very high */
1393 prio = 7;
1394 }
1395 break;
1396#endif
1397 default:
1398 /* nop */
1399 break;
1400 }
1401 if (prio) {
1402 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
1403 gen_load_spr(t0, SPR_PPR(0x380));
1404 tcg_gen_andi_tltcg_gen_andi_i32(t0, t0, ~0x001C000000000000ULL);
1405 tcg_gen_ori_tltcg_gen_ori_i32(t0, t0, ((uint64_t)prio) << 50);
1406 gen_store_spr(SPR_PPR(0x380), t0);
1407 tcg_temp_freetcg_temp_free_i32(t0);
1408 }
1409#endif
1410 }
1411}
1412/* orc & orc. */
1413GEN_LOGICAL2(orc, tcg_gen_orc_tl, 0x0C, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_orc, }, .oname = "orc", };
1414
1415/* xor & xor. */
1416static void gen_xor(DisasContext *ctx)
1417{
1418 /* Optimisation for "set to zero" case */
1419 if (rS(ctx->opcode) != rB(ctx->opcode))
1420 tcg_gen_xor_tltcg_gen_xor_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
1421 else
1422 tcg_gen_movi_tltcg_gen_movi_i32(cpu_gpr[rA(ctx->opcode)], 0);
1423 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1424 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1425}
1426
1427/* ori */
1428static void gen_ori(DisasContext *ctx)
1429{
1430 target_ulong uimm = UIMM(ctx->opcode);
1431
1432 if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) {
1433 /* NOP */
1434 /* XXX: should handle special NOPs for POWER series */
1435 return;
1436 }
1437 tcg_gen_ori_tltcg_gen_ori_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], uimm);
1438}
1439
1440/* oris */
1441static void gen_oris(DisasContext *ctx)
1442{
1443 target_ulong uimm = UIMM(ctx->opcode);
1444
1445 if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) {
1446 /* NOP */
1447 return;
1448 }
1449 tcg_gen_ori_tltcg_gen_ori_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], uimm << 16);
1450}
1451
1452/* xori */
1453static void gen_xori(DisasContext *ctx)
1454{
1455 target_ulong uimm = UIMM(ctx->opcode);
1456
1457 if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) {
1458 /* NOP */
1459 return;
1460 }
1461 tcg_gen_xori_tltcg_gen_xori_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], uimm);
1462}
1463
1464/* xoris */
1465static void gen_xoris(DisasContext *ctx)
1466{
1467 target_ulong uimm = UIMM(ctx->opcode);
1468
1469 if (rS(ctx->opcode) == rA(ctx->opcode) && uimm == 0) {
1470 /* NOP */
1471 return;
1472 }
1473 tcg_gen_xori_tltcg_gen_xori_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], uimm << 16);
1474}
1475
1476/* popcntb : PowerPC 2.03 specification */
1477static void gen_popcntb(DisasContext *ctx)
1478{
1479 gen_helper_popcntb(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]);
1480}
1481
1482static void gen_popcntw(DisasContext *ctx)
1483{
1484 gen_helper_popcntw(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]);
1485}
1486
1487#if defined(TARGET_PPC64)
1488/* popcntd: PowerPC 2.06 specification */
1489static void gen_popcntd(DisasContext *ctx)
1490{
1491 gen_helper_popcntd(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]);
1492}
1493#endif
1494
1495/* prtyw: PowerPC 2.05 specification */
1496static void gen_prtyw(DisasContext *ctx)
1497{
1498 TCGvTCGv_i32 ra = cpu_gpr[rA(ctx->opcode)];
1499 TCGvTCGv_i32 rs = cpu_gpr[rS(ctx->opcode)];
1500 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
1501 tcg_gen_shri_tltcg_gen_shri_i32(t0, rs, 16);
1502 tcg_gen_xor_tltcg_gen_xor_i32(ra, rs, t0);
1503 tcg_gen_shri_tltcg_gen_shri_i32(t0, ra, 8);
1504 tcg_gen_xor_tltcg_gen_xor_i32(ra, ra, t0);
1505 tcg_gen_andi_tltcg_gen_andi_i32(ra, ra, (target_ulong)0x100000001ULL);
1506 tcg_temp_freetcg_temp_free_i32(t0);
1507}
1508
1509#if defined(TARGET_PPC64)
1510/* prtyd: PowerPC 2.05 specification */
1511static void gen_prtyd(DisasContext *ctx)
1512{
1513 TCGvTCGv_i32 ra = cpu_gpr[rA(ctx->opcode)];
1514 TCGvTCGv_i32 rs = cpu_gpr[rS(ctx->opcode)];
1515 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
1516 tcg_gen_shri_tltcg_gen_shri_i32(t0, rs, 32);
1517 tcg_gen_xor_tltcg_gen_xor_i32(ra, rs, t0);
1518 tcg_gen_shri_tltcg_gen_shri_i32(t0, ra, 16);
1519 tcg_gen_xor_tltcg_gen_xor_i32(ra, ra, t0);
1520 tcg_gen_shri_tltcg_gen_shri_i32(t0, ra, 8);
1521 tcg_gen_xor_tltcg_gen_xor_i32(ra, ra, t0);
1522 tcg_gen_andi_tltcg_gen_andi_i32(ra, ra, 1);
1523 tcg_temp_freetcg_temp_free_i32(t0);
1524}
1525#endif
1526
1527#if defined(TARGET_PPC64)
1528/* extsw & extsw. */
1529GEN_LOGICAL1(extsw, tcg_gen_ext32s_tl, 0x1E, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_extsw, }, .oname = "extsw", };
1530
1531/* cntlzd */
1532static void gen_cntlzd(DisasContext *ctx)
1533{
1534 gen_helper_cntlzd(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]);
1535 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1536 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1537}
1538#endif
1539
1540/*** Integer rotate ***/
1541
1542/* rlwimi & rlwimi. */
1543static void gen_rlwimi(DisasContext *ctx)
1544{
1545 uint32_t mb, me, sh;
1546
1547 mb = MB(ctx->opcode);
1548 me = ME(ctx->opcode);
1549 sh = SH(ctx->opcode);
1550 if (likely(sh == 0 && mb == 0 && me == 31)__builtin_expect(!!(sh == 0 && mb == 0 && me ==
31), 1)) {
1551 tcg_gen_ext32u_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]);
1552 } else {
1553 target_ulong mask;
1554 TCGvTCGv_i32 t1;
1555 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
1556#if defined(TARGET_PPC64)
1557 TCGv_i32 t2 = tcg_temp_new_i32();
1558 tcg_gen_trunc_i64_i32(t2, cpu_gpr[rS(ctx->opcode)]);
1559 tcg_gen_rotli_i32(t2, t2, sh);
1560 tcg_gen_extu_i32_i64(t0, t2);
1561 tcg_temp_free_i32(t2);
1562#else
1563 tcg_gen_rotli_i32(t0, cpu_gpr[rS(ctx->opcode)], sh);
1564#endif
1565#if defined(TARGET_PPC64)
1566 mb += 32;
1567 me += 32;
1568#endif
1569 mask = MASK(mb, me);
1570 t1 = tcg_temp_new()tcg_temp_new_i32();
1571 tcg_gen_andi_tltcg_gen_andi_i32(t0, t0, mask);
1572 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rA(ctx->opcode)], ~mask);
1573 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
1574 tcg_temp_freetcg_temp_free_i32(t0);
1575 tcg_temp_freetcg_temp_free_i32(t1);
1576 }
1577 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1578 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1579}
1580
1581/* rlwinm & rlwinm. */
1582static void gen_rlwinm(DisasContext *ctx)
1583{
1584 uint32_t mb, me, sh;
1585
1586 sh = SH(ctx->opcode);
1587 mb = MB(ctx->opcode);
1588 me = ME(ctx->opcode);
1589
1590 if (likely(mb == 0 && me == (31 - sh))__builtin_expect(!!(mb == 0 && me == (31 - sh)), 1)) {
1591 if (likely(sh == 0)__builtin_expect(!!(sh == 0), 1)) {
1592 tcg_gen_ext32u_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]);
1593 } else {
1594 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
1595 tcg_gen_ext32u_tltcg_gen_mov_i32(t0, cpu_gpr[rS(ctx->opcode)]);
1596 tcg_gen_shli_tltcg_gen_shli_i32(t0, t0, sh);
1597 tcg_gen_ext32u_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t0);
1598 tcg_temp_freetcg_temp_free_i32(t0);
1599 }
1600 } else if (likely(sh != 0 && me == 31 && sh == (32 - mb))__builtin_expect(!!(sh != 0 && me == 31 && sh
== (32 - mb)), 1)) {
1601 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
1602 tcg_gen_ext32u_tltcg_gen_mov_i32(t0, cpu_gpr[rS(ctx->opcode)]);
1603 tcg_gen_shri_tltcg_gen_shri_i32(t0, t0, mb);
1604 tcg_gen_ext32u_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t0);
1605 tcg_temp_freetcg_temp_free_i32(t0);
1606 } else {
1607 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
1608#if defined(TARGET_PPC64)
1609 TCGv_i32 t1 = tcg_temp_new_i32();
1610 tcg_gen_trunc_i64_i32(t1, cpu_gpr[rS(ctx->opcode)]);
1611 tcg_gen_rotli_i32(t1, t1, sh);
1612 tcg_gen_extu_i32_i64(t0, t1);
1613 tcg_temp_free_i32(t1);
1614#else
1615 tcg_gen_rotli_i32(t0, cpu_gpr[rS(ctx->opcode)], sh);
1616#endif
1617#if defined(TARGET_PPC64)
1618 mb += 32;
1619 me += 32;
1620#endif
1621 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rA(ctx->opcode)], t0, MASK(mb, me));
1622 tcg_temp_freetcg_temp_free_i32(t0);
1623 }
1624 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1625 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1626}
1627
1628/* rlwnm & rlwnm. */
1629static void gen_rlwnm(DisasContext *ctx)
1630{
1631 uint32_t mb, me;
1632 TCGvTCGv_i32 t0;
1633#if defined(TARGET_PPC64)
1634 TCGv_i32 t1, t2;
1635#endif
1636
1637 mb = MB(ctx->opcode);
1638 me = ME(ctx->opcode);
1639 t0 = tcg_temp_new()tcg_temp_new_i32();
1640 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x1f);
1641#if defined(TARGET_PPC64)
1642 t1 = tcg_temp_new_i32();
1643 t2 = tcg_temp_new_i32();
1644 tcg_gen_trunc_i64_i32(t1, cpu_gpr[rS(ctx->opcode)]);
1645 tcg_gen_trunc_i64_i32(t2, t0);
1646 tcg_gen_rotl_i32(t1, t1, t2);
1647 tcg_gen_extu_i32_i64(t0, t1);
1648 tcg_temp_free_i32(t1);
1649 tcg_temp_free_i32(t2);
1650#else
1651 tcg_gen_rotl_i32(t0, cpu_gpr[rS(ctx->opcode)], t0);
1652#endif
1653 if (unlikely(mb != 0 || me != 31)__builtin_expect(!!(mb != 0 || me != 31), 0)) {
1654#if defined(TARGET_PPC64)
1655 mb += 32;
1656 me += 32;
1657#endif
1658 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rA(ctx->opcode)], t0, MASK(mb, me));
1659 } else {
1660 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t0);
1661 }
1662 tcg_temp_freetcg_temp_free_i32(t0);
1663 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1664 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1665}
1666
1667#if defined(TARGET_PPC64)
1668#define GEN_PPC64_R2(name, opc1, opc2) \
1669static void glue(gen_, name##0)gen_name##0(DisasContext *ctx) \
1670{ \
1671 gen_##name(ctx, 0); \
1672} \
1673 \
1674static void glue(gen_, name##1)gen_name##1(DisasContext *ctx) \
1675{ \
1676 gen_##name(ctx, 1); \
1677}
1678#define GEN_PPC64_R4(name, opc1, opc2) \
1679static void glue(gen_, name##0)gen_name##0(DisasContext *ctx) \
1680{ \
1681 gen_##name(ctx, 0, 0); \
1682} \
1683 \
1684static void glue(gen_, name##1)gen_name##1(DisasContext *ctx) \
1685{ \
1686 gen_##name(ctx, 0, 1); \
1687} \
1688 \
1689static void glue(gen_, name##2)gen_name##2(DisasContext *ctx) \
1690{ \
1691 gen_##name(ctx, 1, 0); \
1692} \
1693 \
1694static void glue(gen_, name##3)gen_name##3(DisasContext *ctx) \
1695{ \
1696 gen_##name(ctx, 1, 1); \
1697}
1698
1699static inline void gen_rldinm(DisasContext *ctx, uint32_t mb, uint32_t me,
1700 uint32_t sh)
1701{
1702 if (likely(sh != 0 && mb == 0 && me == (63 - sh))__builtin_expect(!!(sh != 0 && mb == 0 && me ==
(63 - sh)), 1)) {
1703 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], sh);
1704 } else if (likely(sh != 0 && me == 63 && sh == (64 - mb))__builtin_expect(!!(sh != 0 && me == 63 && sh
== (64 - mb)), 1)) {
1705 tcg_gen_shri_tltcg_gen_shri_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], mb);
1706 } else {
1707 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
1708 tcg_gen_rotli_tltcg_gen_rotli_i32(t0, cpu_gpr[rS(ctx->opcode)], sh);
1709 if (likely(mb == 0 && me == 63)__builtin_expect(!!(mb == 0 && me == 63), 1)) {
1710 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t0);
1711 } else {
1712 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rA(ctx->opcode)], t0, MASK(mb, me));
1713 }
1714 tcg_temp_freetcg_temp_free_i32(t0);
1715 }
1716 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1717 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1718}
1719/* rldicl - rldicl. */
1720static inline void gen_rldicl(DisasContext *ctx, int mbn, int shn)
1721{
1722 uint32_t sh, mb;
1723
1724 sh = SH(ctx->opcode) | (shn << 5);
1725 mb = MB(ctx->opcode) | (mbn << 5);
1726 gen_rldinm(ctx, mb, 63, sh);
1727}
1728GEN_PPC64_R4(rldicl, 0x1E, 0x00);
1729/* rldicr - rldicr. */
1730static inline void gen_rldicr(DisasContext *ctx, int men, int shn)
1731{
1732 uint32_t sh, me;
1733
1734 sh = SH(ctx->opcode) | (shn << 5);
1735 me = MB(ctx->opcode) | (men << 5);
1736 gen_rldinm(ctx, 0, me, sh);
1737}
1738GEN_PPC64_R4(rldicr, 0x1E, 0x02);
1739/* rldic - rldic. */
1740static inline void gen_rldic(DisasContext *ctx, int mbn, int shn)
1741{
1742 uint32_t sh, mb;
1743
1744 sh = SH(ctx->opcode) | (shn << 5);
1745 mb = MB(ctx->opcode) | (mbn << 5);
1746 gen_rldinm(ctx, mb, 63 - sh, sh);
1747}
1748GEN_PPC64_R4(rldic, 0x1E, 0x04);
1749
1750static inline void gen_rldnm(DisasContext *ctx, uint32_t mb, uint32_t me)
1751{
1752 TCGvTCGv_i32 t0;
1753
1754 t0 = tcg_temp_new()tcg_temp_new_i32();
1755 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x3f);
1756 tcg_gen_rotl_tltcg_gen_rotl_i32(t0, cpu_gpr[rS(ctx->opcode)], t0);
1757 if (unlikely(mb != 0 || me != 63)__builtin_expect(!!(mb != 0 || me != 63), 0)) {
1758 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rA(ctx->opcode)], t0, MASK(mb, me));
1759 } else {
1760 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t0);
1761 }
1762 tcg_temp_freetcg_temp_free_i32(t0);
1763 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1764 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1765}
1766
1767/* rldcl - rldcl. */
1768static inline void gen_rldcl(DisasContext *ctx, int mbn)
1769{
1770 uint32_t mb;
1771
1772 mb = MB(ctx->opcode) | (mbn << 5);
1773 gen_rldnm(ctx, mb, 63);
1774}
1775GEN_PPC64_R2(rldcl, 0x1E, 0x08);
1776/* rldcr - rldcr. */
1777static inline void gen_rldcr(DisasContext *ctx, int men)
1778{
1779 uint32_t me;
1780
1781 me = MB(ctx->opcode) | (men << 5);
1782 gen_rldnm(ctx, 0, me);
1783}
1784GEN_PPC64_R2(rldcr, 0x1E, 0x09);
1785/* rldimi - rldimi. */
1786static inline void gen_rldimi(DisasContext *ctx, int mbn, int shn)
1787{
1788 uint32_t sh, mb, me;
1789
1790 sh = SH(ctx->opcode) | (shn << 5);
1791 mb = MB(ctx->opcode) | (mbn << 5);
1792 me = 63 - sh;
1793 if (unlikely(sh == 0 && mb == 0)__builtin_expect(!!(sh == 0 && mb == 0), 0)) {
1794 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)]);
1795 } else {
1796 TCGvTCGv_i32 t0, t1;
1797 target_ulong mask;
1798
1799 t0 = tcg_temp_new()tcg_temp_new_i32();
1800 tcg_gen_rotli_tltcg_gen_rotli_i32(t0, cpu_gpr[rS(ctx->opcode)], sh);
1801 t1 = tcg_temp_new()tcg_temp_new_i32();
1802 mask = MASK(mb, me);
1803 tcg_gen_andi_tltcg_gen_andi_i32(t0, t0, mask);
1804 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rA(ctx->opcode)], ~mask);
1805 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
1806 tcg_temp_freetcg_temp_free_i32(t0);
1807 tcg_temp_freetcg_temp_free_i32(t1);
1808 }
1809 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1810 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1811}
1812GEN_PPC64_R4(rldimi, 0x1E, 0x06);
1813#endif
1814
1815/*** Integer shift ***/
1816
1817/* slw & slw. */
1818static void gen_slw(DisasContext *ctx)
1819{
1820 TCGvTCGv_i32 t0, t1;
1821
1822 t0 = tcg_temp_new()tcg_temp_new_i32();
1823 /* AND rS with a mask that is 0 when rB >= 0x20 */
1824#if defined(TARGET_PPC64)
1825 tcg_gen_shli_tltcg_gen_shli_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x3a);
1826 tcg_gen_sari_tltcg_gen_sari_i32(t0, t0, 0x3f);
1827#else
1828 tcg_gen_shli_tltcg_gen_shli_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x1a);
1829 tcg_gen_sari_tltcg_gen_sari_i32(t0, t0, 0x1f);
1830#endif
1831 tcg_gen_andc_tltcg_gen_andc_i32(t0, cpu_gpr[rS(ctx->opcode)], t0);
1832 t1 = tcg_temp_new()tcg_temp_new_i32();
1833 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0x1f);
1834 tcg_gen_shl_tltcg_gen_shl_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
1835 tcg_temp_freetcg_temp_free_i32(t1);
1836 tcg_temp_freetcg_temp_free_i32(t0);
1837 tcg_gen_ext32u_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
1838 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1839 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1840}
1841
1842/* sraw & sraw. */
1843static void gen_sraw(DisasContext *ctx)
1844{
1845 gen_helper_sraw(cpu_gpr[rA(ctx->opcode)], cpu_env,
1846 cpu_gpr[rS(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
1847 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1848 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1849}
1850
1851/* srawi & srawi. */
1852static void gen_srawi(DisasContext *ctx)
1853{
1854 int sh = SH(ctx->opcode);
1855 TCGvTCGv_i32 dst = cpu_gpr[rA(ctx->opcode)];
1856 TCGvTCGv_i32 src = cpu_gpr[rS(ctx->opcode)];
1857 if (sh == 0) {
1858 tcg_gen_mov_tltcg_gen_mov_i32(dst, src);
1859 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ca, 0);
1860 } else {
1861 TCGvTCGv_i32 t0;
1862 tcg_gen_ext32s_tltcg_gen_mov_i32(dst, src);
1863 tcg_gen_andi_tltcg_gen_andi_i32(cpu_ca, dst, (1ULL << sh) - 1);
1864 t0 = tcg_temp_new()tcg_temp_new_i32();
1865 tcg_gen_sari_tltcg_gen_sari_i32(t0, dst, TARGET_LONG_BITS32 - 1);
1866 tcg_gen_and_tltcg_gen_and_i32(cpu_ca, cpu_ca, t0);
1867 tcg_temp_freetcg_temp_free_i32(t0);
1868 tcg_gen_setcondi_tltcg_gen_setcondi_i32(TCG_COND_NE, cpu_ca, cpu_ca, 0);
1869 tcg_gen_sari_tltcg_gen_sari_i32(dst, dst, sh);
1870 }
1871 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) {
1872 gen_set_Rc0(ctx, dst);
1873 }
1874}
1875
1876/* srw & srw. */
1877static void gen_srw(DisasContext *ctx)
1878{
1879 TCGvTCGv_i32 t0, t1;
1880
1881 t0 = tcg_temp_new()tcg_temp_new_i32();
1882 /* AND rS with a mask that is 0 when rB >= 0x20 */
1883#if defined(TARGET_PPC64)
1884 tcg_gen_shli_tltcg_gen_shli_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x3a);
1885 tcg_gen_sari_tltcg_gen_sari_i32(t0, t0, 0x3f);
1886#else
1887 tcg_gen_shli_tltcg_gen_shli_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x1a);
1888 tcg_gen_sari_tltcg_gen_sari_i32(t0, t0, 0x1f);
1889#endif
1890 tcg_gen_andc_tltcg_gen_andc_i32(t0, cpu_gpr[rS(ctx->opcode)], t0);
1891 tcg_gen_ext32u_tltcg_gen_mov_i32(t0, t0);
1892 t1 = tcg_temp_new()tcg_temp_new_i32();
1893 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0x1f);
1894 tcg_gen_shr_tltcg_gen_shr_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
1895 tcg_temp_freetcg_temp_free_i32(t1);
1896 tcg_temp_freetcg_temp_free_i32(t0);
1897 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1898 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1899}
1900
1901#if defined(TARGET_PPC64)
1902/* sld & sld. */
1903static void gen_sld(DisasContext *ctx)
1904{
1905 TCGvTCGv_i32 t0, t1;
1906
1907 t0 = tcg_temp_new()tcg_temp_new_i32();
1908 /* AND rS with a mask that is 0 when rB >= 0x40 */
1909 tcg_gen_shli_tltcg_gen_shli_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x39);
1910 tcg_gen_sari_tltcg_gen_sari_i32(t0, t0, 0x3f);
1911 tcg_gen_andc_tltcg_gen_andc_i32(t0, cpu_gpr[rS(ctx->opcode)], t0);
1912 t1 = tcg_temp_new()tcg_temp_new_i32();
1913 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0x3f);
1914 tcg_gen_shl_tltcg_gen_shl_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
1915 tcg_temp_freetcg_temp_free_i32(t1);
1916 tcg_temp_freetcg_temp_free_i32(t0);
1917 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1918 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1919}
1920
1921/* srad & srad. */
1922static void gen_srad(DisasContext *ctx)
1923{
1924 gen_helper_srad(cpu_gpr[rA(ctx->opcode)], cpu_env,
1925 cpu_gpr[rS(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
1926 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1927 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1928}
1929/* sradi & sradi. */
1930static inline void gen_sradi(DisasContext *ctx, int n)
1931{
1932 int sh = SH(ctx->opcode) + (n << 5);
1933 TCGvTCGv_i32 dst = cpu_gpr[rA(ctx->opcode)];
1934 TCGvTCGv_i32 src = cpu_gpr[rS(ctx->opcode)];
1935 if (sh == 0) {
1936 tcg_gen_mov_tltcg_gen_mov_i32(dst, src);
1937 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ca, 0);
1938 } else {
1939 TCGvTCGv_i32 t0;
1940 tcg_gen_andi_tltcg_gen_andi_i32(cpu_ca, src, (1ULL << sh) - 1);
1941 t0 = tcg_temp_new()tcg_temp_new_i32();
1942 tcg_gen_sari_tltcg_gen_sari_i32(t0, src, TARGET_LONG_BITS32 - 1);
1943 tcg_gen_and_tltcg_gen_and_i32(cpu_ca, cpu_ca, t0);
1944 tcg_temp_freetcg_temp_free_i32(t0);
1945 tcg_gen_setcondi_tltcg_gen_setcondi_i32(TCG_COND_NE, cpu_ca, cpu_ca, 0);
1946 tcg_gen_sari_tltcg_gen_sari_i32(dst, src, sh);
1947 }
1948 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) {
1949 gen_set_Rc0(ctx, dst);
1950 }
1951}
1952
1953static void gen_sradi0(DisasContext *ctx)
1954{
1955 gen_sradi(ctx, 0);
1956}
1957
1958static void gen_sradi1(DisasContext *ctx)
1959{
1960 gen_sradi(ctx, 1);
1961}
1962
1963/* srd & srd. */
1964static void gen_srd(DisasContext *ctx)
1965{
1966 TCGvTCGv_i32 t0, t1;
1967
1968 t0 = tcg_temp_new()tcg_temp_new_i32();
1969 /* AND rS with a mask that is 0 when rB >= 0x40 */
1970 tcg_gen_shli_tltcg_gen_shli_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x39);
1971 tcg_gen_sari_tltcg_gen_sari_i32(t0, t0, 0x3f);
1972 tcg_gen_andc_tltcg_gen_andc_i32(t0, cpu_gpr[rS(ctx->opcode)], t0);
1973 t1 = tcg_temp_new()tcg_temp_new_i32();
1974 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0x3f);
1975 tcg_gen_shr_tltcg_gen_shr_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
1976 tcg_temp_freetcg_temp_free_i32(t1);
1977 tcg_temp_freetcg_temp_free_i32(t0);
1978 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
1979 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
1980}
1981#endif
1982
1983/*** Floating-Point arithmetic ***/
1984#define _GEN_FLOAT_ACB(name, op, op1, op2, isfloat, set_fprf, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", } \
1985static void gen_f##name(DisasContext *ctx) \
1986{ \
1987 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
1988 gen_exception(ctx, POWERPC_EXCP_FPU); \
1989 return; \
1990 } \
1991 /* NIP cannot be restored if the memory exception comes from an helper */ \
1992 gen_update_nip(ctx, ctx->nip - 4); \
1993 gen_reset_fpstatus(); \
1994 gen_helper_f##op(cpu_fpr[rD(ctx->opcode)], cpu_env, \
1995 cpu_fpr[rA(ctx->opcode)], \
1996 cpu_fpr[rC(ctx->opcode)], cpu_fpr[rB(ctx->opcode)]); \
1997 if (isfloat) { \
1998 gen_helper_frsp(cpu_fpr[rD(ctx->opcode)], cpu_env, \
1999 cpu_fpr[rD(ctx->opcode)]); \
2000 } \
2001 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], set_fprf, \
2002 Rc(ctx->opcode) != 0); \
2003}
2004
2005#define GEN_FLOAT_ACB(name, op2, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", }, { .opc1 = 0x3B
, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1
= 0x00000000, .type = type, .type2 = PPC_NONE, .handler = &
gen_fnames, }, .oname = "fnames", } \{ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", }
2006_GEN_FLOAT_ACB(name, name, 0x3F, op2, 0, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", }; \{ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname##s, }, .oname = "fname##s", }
2007_GEN_FLOAT_ACB(name##s, name, 0x3B, op2, 1, set_fprf, type){ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname##s, }, .oname = "fname##s", };
2008
2009#define _GEN_FLOAT_AB(name, op, op1, op2, inval, isfloat, set_fprf, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", } \
2010static void gen_f##name(DisasContext *ctx) \
2011{ \
2012 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
2013 gen_exception(ctx, POWERPC_EXCP_FPU); \
2014 return; \
2015 } \
2016 /* NIP cannot be restored if the memory exception comes from an helper */ \
2017 gen_update_nip(ctx, ctx->nip - 4); \
2018 gen_reset_fpstatus(); \
2019 gen_helper_f##op(cpu_fpr[rD(ctx->opcode)], cpu_env, \
2020 cpu_fpr[rA(ctx->opcode)], \
2021 cpu_fpr[rB(ctx->opcode)]); \
2022 if (isfloat) { \
2023 gen_helper_frsp(cpu_fpr[rD(ctx->opcode)], cpu_env, \
2024 cpu_fpr[rD(ctx->opcode)]); \
2025 } \
2026 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], \
2027 set_fprf, Rc(ctx->opcode) != 0); \
2028}
2029#define GEN_FLOAT_AB(name, op2, inval, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }, { .opc1 = 0x3B, .opc2
= op2, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1 = inval
, .type = type, .type2 = PPC_NONE, .handler = &gen_fnames
, }, .oname = "fnames", } \{ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }
2030_GEN_FLOAT_AB(name, name, 0x3F, op2, inval, 0, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }; \{ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname##s, }, .oname = "fname##s", }
2031_GEN_FLOAT_AB(name##s, name, 0x3B, op2, inval, 1, set_fprf, type){ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname##s, }, .oname = "fname##s", };
2032
2033#define _GEN_FLOAT_AC(name, op, op1, op2, inval, isfloat, set_fprf, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", } \
2034static void gen_f##name(DisasContext *ctx) \
2035{ \
2036 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
2037 gen_exception(ctx, POWERPC_EXCP_FPU); \
2038 return; \
2039 } \
2040 /* NIP cannot be restored if the memory exception comes from an helper */ \
2041 gen_update_nip(ctx, ctx->nip - 4); \
2042 gen_reset_fpstatus(); \
2043 gen_helper_f##op(cpu_fpr[rD(ctx->opcode)], cpu_env, \
2044 cpu_fpr[rA(ctx->opcode)], \
2045 cpu_fpr[rC(ctx->opcode)]); \
2046 if (isfloat) { \
2047 gen_helper_frsp(cpu_fpr[rD(ctx->opcode)], cpu_env, \
2048 cpu_fpr[rD(ctx->opcode)]); \
2049 } \
2050 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], \
2051 set_fprf, Rc(ctx->opcode) != 0); \
2052}
2053#define GEN_FLOAT_AC(name, op2, inval, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }, { .opc1 = 0x3B, .opc2
= op2, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1 = inval
, .type = type, .type2 = PPC_NONE, .handler = &gen_fnames
, }, .oname = "fnames", } \{ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }
2054_GEN_FLOAT_AC(name, name, 0x3F, op2, inval, 0, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }; \{ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname##s, }, .oname = "fname##s", }
2055_GEN_FLOAT_AC(name##s, name, 0x3B, op2, inval, 1, set_fprf, type){ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname##s, }, .oname = "fname##s", };
2056
2057#define GEN_FLOAT_B(name, op2, op3, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = op3, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", } \
2058static void gen_f##name(DisasContext *ctx) \
2059{ \
2060 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
2061 gen_exception(ctx, POWERPC_EXCP_FPU); \
2062 return; \
2063 } \
2064 /* NIP cannot be restored if the memory exception comes from an helper */ \
2065 gen_update_nip(ctx, ctx->nip - 4); \
2066 gen_reset_fpstatus(); \
2067 gen_helper_f##name(cpu_fpr[rD(ctx->opcode)], cpu_env, \
2068 cpu_fpr[rB(ctx->opcode)]); \
2069 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], \
2070 set_fprf, Rc(ctx->opcode) != 0); \
2071}
2072
2073#define GEN_FLOAT_BS(name, op1, op2, set_fprf, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", } \
2074static void gen_f##name(DisasContext *ctx) \
2075{ \
2076 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
2077 gen_exception(ctx, POWERPC_EXCP_FPU); \
2078 return; \
2079 } \
2080 /* NIP cannot be restored if the memory exception comes from an helper */ \
2081 gen_update_nip(ctx, ctx->nip - 4); \
2082 gen_reset_fpstatus(); \
2083 gen_helper_f##name(cpu_fpr[rD(ctx->opcode)], cpu_env, \
2084 cpu_fpr[rB(ctx->opcode)]); \
2085 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], \
2086 set_fprf, Rc(ctx->opcode) != 0); \
2087}
2088
2089/* fadd - fadds */
2090GEN_FLOAT_AB(add, 0x15, 0x000007C0, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x15, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fadd, }, .oname = "fadd", }, { .opc1 = 0x3B
, .opc2 = 0x15, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1
= 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE, .handler
= &gen_fadds, }, .oname = "fadds", };
2091/* fdiv - fdivs */
2092GEN_FLOAT_AB(div, 0x12, 0x000007C0, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x12, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fdiv, }, .oname = "fdiv", }, { .opc1 = 0x3B
, .opc2 = 0x12, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1
= 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE, .handler
= &gen_fdivs, }, .oname = "fdivs", };
2093/* fmul - fmuls */
2094GEN_FLOAT_AC(mul, 0x19, 0x0000F800, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x19, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fmul, }, .oname = "fmul", }, { .opc1 = 0x3B
, .opc2 = 0x19, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1
= 0x0000F800, .type = PPC_FLOAT, .type2 = PPC_NONE, .handler
= &gen_fmuls, }, .oname = "fmuls", };
2095
2096/* fre */
2097GEN_FLOAT_BS(re, 0x3F, 0x18, 1, PPC_FLOAT_EXT){ .opc1 = 0x3F, .opc2 = 0x18, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = PPC_FLOAT_EXT, .type2 = PPC_NONE
, .handler = &gen_fre, }, .oname = "fre", };
2098
2099/* fres */
2100GEN_FLOAT_BS(res, 0x3B, 0x18, 1, PPC_FLOAT_FRES){ .opc1 = 0x3B, .opc2 = 0x18, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = PPC_FLOAT_FRES, .type2 = PPC_NONE
, .handler = &gen_fres, }, .oname = "fres", };
2101
2102/* frsqrte */
2103GEN_FLOAT_BS(rsqrte, 0x3F, 0x1A, 1, PPC_FLOAT_FRSQRTE){ .opc1 = 0x3F, .opc2 = 0x1A, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = PPC_FLOAT_FRSQRTE, .type2 =
PPC_NONE, .handler = &gen_frsqrte, }, .oname = "frsqrte"
, };
2104
2105/* frsqrtes */
2106static void gen_frsqrtes(DisasContext *ctx)
2107{
2108 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2109 gen_exception(ctx, POWERPC_EXCP_FPU);
2110 return;
2111 }
2112 /* NIP cannot be restored if the memory exception comes from an helper */
2113 gen_update_nip(ctx, ctx->nip - 4);
2114 gen_reset_fpstatus();
2115 gen_helper_frsqrte(cpu_fpr[rD(ctx->opcode)], cpu_env,
2116 cpu_fpr[rB(ctx->opcode)]);
2117 gen_helper_frsp(cpu_fpr[rD(ctx->opcode)], cpu_env,
2118 cpu_fpr[rD(ctx->opcode)]);
2119 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], 1, Rc(ctx->opcode) != 0);
2120}
2121
2122/* fsel */
2123_GEN_FLOAT_ACB(sel, sel, 0x3F, 0x17, 0, 0, PPC_FLOAT_FSEL){ .opc1 = 0x3F, .opc2 = 0x17, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_FLOAT_FSEL, .type2 = PPC_NONE
, .handler = &gen_fsel, }, .oname = "fsel", };
2124/* fsub - fsubs */
2125GEN_FLOAT_AB(sub, 0x14, 0x000007C0, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x14, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fsub, }, .oname = "fsub", }, { .opc1 = 0x3B
, .opc2 = 0x14, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1
= 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE, .handler
= &gen_fsubs, }, .oname = "fsubs", };
2126/* Optional: */
2127
2128/* fsqrt */
2129static void gen_fsqrt(DisasContext *ctx)
2130{
2131 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2132 gen_exception(ctx, POWERPC_EXCP_FPU);
2133 return;
2134 }
2135 /* NIP cannot be restored if the memory exception comes from an helper */
2136 gen_update_nip(ctx, ctx->nip - 4);
2137 gen_reset_fpstatus();
2138 gen_helper_fsqrt(cpu_fpr[rD(ctx->opcode)], cpu_env,
2139 cpu_fpr[rB(ctx->opcode)]);
2140 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], 1, Rc(ctx->opcode) != 0);
2141}
2142
2143static void gen_fsqrts(DisasContext *ctx)
2144{
2145 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2146 gen_exception(ctx, POWERPC_EXCP_FPU);
2147 return;
2148 }
2149 /* NIP cannot be restored if the memory exception comes from an helper */
2150 gen_update_nip(ctx, ctx->nip - 4);
2151 gen_reset_fpstatus();
2152 gen_helper_fsqrt(cpu_fpr[rD(ctx->opcode)], cpu_env,
2153 cpu_fpr[rB(ctx->opcode)]);
2154 gen_helper_frsp(cpu_fpr[rD(ctx->opcode)], cpu_env,
2155 cpu_fpr[rD(ctx->opcode)]);
2156 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], 1, Rc(ctx->opcode) != 0);
2157}
2158
2159/*** Floating-Point multiply-and-add ***/
2160/* fmadd - fmadds */
2161GEN_FLOAT_ACB(madd, 0x1D, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x1D, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fmadd, }, .oname = "fmadd", }, { .opc1 =
0x3B, .opc2 = 0x1D, .opc3 = 0xFF, .pad = { 0, }, .handler = {
.inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE, .
handler = &gen_fmadds, }, .oname = "fmadds", };
2162/* fmsub - fmsubs */
2163GEN_FLOAT_ACB(msub, 0x1C, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x1C, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fmsub, }, .oname = "fmsub", }, { .opc1 =
0x3B, .opc2 = 0x1C, .opc3 = 0xFF, .pad = { 0, }, .handler = {
.inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE, .
handler = &gen_fmsubs, }, .oname = "fmsubs", };
2164/* fnmadd - fnmadds */
2165GEN_FLOAT_ACB(nmadd, 0x1F, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x1F, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fnmadd, }, .oname = "fnmadd", }, { .opc1
= 0x3B, .opc2 = 0x1F, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fnmadds, }, .oname = "fnmadds", };
2166/* fnmsub - fnmsubs */
2167GEN_FLOAT_ACB(nmsub, 0x1E, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x1E, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fnmsub, }, .oname = "fnmsub", }, { .opc1
= 0x3B, .opc2 = 0x1E, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fnmsubs, }, .oname = "fnmsubs", };
2168
2169/*** Floating-Point round & convert ***/
2170/* fctiw */
2171GEN_FLOAT_B(ctiw, 0x0E, 0x00, 0, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x0E, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fctiw, }, .oname = "fctiw", };
2172/* fctiwz */
2173GEN_FLOAT_B(ctiwz, 0x0F, 0x00, 0, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x0F, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fctiwz, }, .oname = "fctiwz", };
2174/* frsp */
2175GEN_FLOAT_B(rsp, 0x0C, 0x00, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x0C, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_frsp, }, .oname = "frsp", };
2176#if defined(TARGET_PPC64)
2177/* fcfid */
2178GEN_FLOAT_B(cfid, 0x0E, 0x1A, 1, PPC_64B){ .opc1 = 0x3F, .opc2 = 0x0E, .opc3 = 0x1A, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_fcfid, }, .oname = "fcfid", };
2179/* fctid */
2180GEN_FLOAT_B(ctid, 0x0E, 0x19, 0, PPC_64B){ .opc1 = 0x3F, .opc2 = 0x0E, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_fctid, }, .oname = "fctid", };
2181/* fctidz */
2182GEN_FLOAT_B(ctidz, 0x0F, 0x19, 0, PPC_64B){ .opc1 = 0x3F, .opc2 = 0x0F, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_fctidz, }, .oname = "fctidz", };
2183#endif
2184
2185/* frin */
2186GEN_FLOAT_B(rin, 0x08, 0x0C, 1, PPC_FLOAT_EXT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT_EXT, .type2 = PPC_NONE
, .handler = &gen_frin, }, .oname = "frin", };
2187/* friz */
2188GEN_FLOAT_B(riz, 0x08, 0x0D, 1, PPC_FLOAT_EXT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT_EXT, .type2 = PPC_NONE
, .handler = &gen_friz, }, .oname = "friz", };
2189/* frip */
2190GEN_FLOAT_B(rip, 0x08, 0x0E, 1, PPC_FLOAT_EXT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT_EXT, .type2 = PPC_NONE
, .handler = &gen_frip, }, .oname = "frip", };
2191/* frim */
2192GEN_FLOAT_B(rim, 0x08, 0x0F, 1, PPC_FLOAT_EXT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT_EXT, .type2 = PPC_NONE
, .handler = &gen_frim, }, .oname = "frim", };
2193
2194/*** Floating-Point compare ***/
2195
2196/* fcmpo */
2197static void gen_fcmpo(DisasContext *ctx)
2198{
2199 TCGv_i32 crf;
2200 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2201 gen_exception(ctx, POWERPC_EXCP_FPU);
2202 return;
2203 }
2204 /* NIP cannot be restored if the memory exception comes from an helper */
2205 gen_update_nip(ctx, ctx->nip - 4);
2206 gen_reset_fpstatus();
2207 crf = tcg_const_i32(crfD(ctx->opcode));
2208 gen_helper_fcmpo(cpu_env, cpu_fpr[rA(ctx->opcode)],
2209 cpu_fpr[rB(ctx->opcode)], crf);
2210 tcg_temp_free_i32(crf);
2211 gen_helper_float_check_status(cpu_env);
2212}
2213
2214/* fcmpu */
2215static void gen_fcmpu(DisasContext *ctx)
2216{
2217 TCGv_i32 crf;
2218 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2219 gen_exception(ctx, POWERPC_EXCP_FPU);
2220 return;
2221 }
2222 /* NIP cannot be restored if the memory exception comes from an helper */
2223 gen_update_nip(ctx, ctx->nip - 4);
2224 gen_reset_fpstatus();
2225 crf = tcg_const_i32(crfD(ctx->opcode));
2226 gen_helper_fcmpu(cpu_env, cpu_fpr[rA(ctx->opcode)],
2227 cpu_fpr[rB(ctx->opcode)], crf);
2228 tcg_temp_free_i32(crf);
2229 gen_helper_float_check_status(cpu_env);
2230}
2231
2232/*** Floating-point move ***/
2233/* fabs */
2234/* XXX: beware that fabs never checks for NaNs nor update FPSCR */
2235static void gen_fabs(DisasContext *ctx)
2236{
2237 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2238 gen_exception(ctx, POWERPC_EXCP_FPU);
2239 return;
2240 }
2241 tcg_gen_andi_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpr[rB(ctx->opcode)],
2242 ~(1ULL << 63));
2243 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], 0, Rc(ctx->opcode) != 0);
2244}
2245
2246/* fmr - fmr. */
2247/* XXX: beware that fmr never checks for NaNs nor update FPSCR */
2248static void gen_fmr(DisasContext *ctx)
2249{
2250 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2251 gen_exception(ctx, POWERPC_EXCP_FPU);
2252 return;
2253 }
2254 tcg_gen_mov_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpr[rB(ctx->opcode)]);
2255 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], 0, Rc(ctx->opcode) != 0);
2256}
2257
2258/* fnabs */
2259/* XXX: beware that fnabs never checks for NaNs nor update FPSCR */
2260static void gen_fnabs(DisasContext *ctx)
2261{
2262 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2263 gen_exception(ctx, POWERPC_EXCP_FPU);
2264 return;
2265 }
2266 tcg_gen_ori_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpr[rB(ctx->opcode)],
2267 1ULL << 63);
2268 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], 0, Rc(ctx->opcode) != 0);
2269}
2270
2271/* fneg */
2272/* XXX: beware that fneg never checks for NaNs nor update FPSCR */
2273static void gen_fneg(DisasContext *ctx)
2274{
2275 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2276 gen_exception(ctx, POWERPC_EXCP_FPU);
2277 return;
2278 }
2279 tcg_gen_xori_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpr[rB(ctx->opcode)],
2280 1ULL << 63);
2281 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], 0, Rc(ctx->opcode) != 0);
2282}
2283
2284/* fcpsgn: PowerPC 2.05 specification */
2285/* XXX: beware that fcpsgn never checks for NaNs nor update FPSCR */
2286static void gen_fcpsgn(DisasContext *ctx)
2287{
2288 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2289 gen_exception(ctx, POWERPC_EXCP_FPU);
2290 return;
2291 }
2292 tcg_gen_deposit_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpr[rA(ctx->opcode)],
2293 cpu_fpr[rB(ctx->opcode)], 0, 63);
2294 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], 0, Rc(ctx->opcode) != 0);
2295}
2296
2297/*** Floating-Point status & ctrl register ***/
2298
2299/* mcrfs */
2300static void gen_mcrfs(DisasContext *ctx)
2301{
2302 TCGvTCGv_i32 tmp = tcg_temp_new()tcg_temp_new_i32();
2303 int bfa;
2304
2305 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2306 gen_exception(ctx, POWERPC_EXCP_FPU);
2307 return;
2308 }
2309 bfa = 4 * (7 - crfS(ctx->opcode));
2310 tcg_gen_shri_tltcg_gen_shri_i32(tmp, cpu_fpscr, bfa);
2311 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(cpu_crf[crfD(ctx->opcode)], tmp);
2312 tcg_temp_freetcg_temp_free_i32(tmp);
2313 tcg_gen_andi_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)], 0xf);
2314 tcg_gen_andi_tltcg_gen_andi_i32(cpu_fpscr, cpu_fpscr, ~(0xF << bfa));
2315}
2316
2317/* mffs */
2318static void gen_mffs(DisasContext *ctx)
2319{
2320 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2321 gen_exception(ctx, POWERPC_EXCP_FPU);
2322 return;
2323 }
2324 gen_reset_fpstatus();
2325 tcg_gen_extu_tl_i64tcg_gen_extu_i32_i64(cpu_fpr[rD(ctx->opcode)], cpu_fpscr);
2326 gen_compute_fprf(cpu_fpr[rD(ctx->opcode)], 0, Rc(ctx->opcode) != 0);
2327}
2328
2329/* mtfsb0 */
2330static void gen_mtfsb0(DisasContext *ctx)
2331{
2332 uint8_t crb;
2333
2334 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2335 gen_exception(ctx, POWERPC_EXCP_FPU);
2336 return;
2337 }
2338 crb = 31 - crbD(ctx->opcode);
2339 gen_reset_fpstatus();
2340 if (likely(crb != FPSCR_FEX && crb != FPSCR_VX)__builtin_expect(!!(crb != 30 && crb != 29), 1)) {
2341 TCGv_i32 t0;
2342 /* NIP cannot be restored if the memory exception comes from an helper */
2343 gen_update_nip(ctx, ctx->nip - 4);
2344 t0 = tcg_const_i32(crb);
2345 gen_helper_fpscr_clrbit(cpu_env, t0);
2346 tcg_temp_free_i32(t0);
2347 }
2348 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) {
2349 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(cpu_crf[1], cpu_fpscr);
2350 tcg_gen_shri_i32(cpu_crf[1], cpu_crf[1], FPSCR_OX28);
2351 }
2352}
2353
2354/* mtfsb1 */
2355static void gen_mtfsb1(DisasContext *ctx)
2356{
2357 uint8_t crb;
2358
2359 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2360 gen_exception(ctx, POWERPC_EXCP_FPU);
2361 return;
2362 }
2363 crb = 31 - crbD(ctx->opcode);
2364 gen_reset_fpstatus();
2365 /* XXX: we pretend we can only do IEEE floating-point computations */
2366 if (likely(crb != FPSCR_FEX && crb != FPSCR_VX && crb != FPSCR_NI)__builtin_expect(!!(crb != 30 && crb != 29 &&
crb != 2), 1)) {
2367 TCGv_i32 t0;
2368 /* NIP cannot be restored if the memory exception comes from an helper */
2369 gen_update_nip(ctx, ctx->nip - 4);
2370 t0 = tcg_const_i32(crb);
2371 gen_helper_fpscr_setbit(cpu_env, t0);
2372 tcg_temp_free_i32(t0);
2373 }
2374 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) {
2375 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(cpu_crf[1], cpu_fpscr);
2376 tcg_gen_shri_i32(cpu_crf[1], cpu_crf[1], FPSCR_OX28);
2377 }
2378 /* We can raise a differed exception */
2379 gen_helper_float_check_status(cpu_env);
2380}
2381
2382/* mtfsf */
2383static void gen_mtfsf(DisasContext *ctx)
2384{
2385 TCGv_i32 t0;
2386 int flm, l, w;
2387
2388 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2389 gen_exception(ctx, POWERPC_EXCP_FPU);
2390 return;
2391 }
2392 flm = FPFLM(ctx->opcode);
2393 l = FPL(ctx->opcode);
2394 w = FPW(ctx->opcode);
2395 if (unlikely(w & !(ctx->insns_flags2 & PPC2_ISA205))__builtin_expect(!!(w & !(ctx->insns_flags2 & PPC2_ISA205
)), 0)) {
2396 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
2397 return;
2398 }
2399 /* NIP cannot be restored if the memory exception comes from an helper */
2400 gen_update_nip(ctx, ctx->nip - 4);
2401 gen_reset_fpstatus();
2402 if (l) {
2403 t0 = tcg_const_i32((ctx->insns_flags2 & PPC2_ISA205) ? 0xffff : 0xff);
2404 } else {
2405 t0 = tcg_const_i32(flm << (w * 8));
2406 }
2407 gen_helper_store_fpscr(cpu_env, cpu_fpr[rB(ctx->opcode)], t0);
2408 tcg_temp_free_i32(t0);
2409 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) {
2410 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(cpu_crf[1], cpu_fpscr);
2411 tcg_gen_shri_i32(cpu_crf[1], cpu_crf[1], FPSCR_OX28);
2412 }
2413 /* We can raise a differed exception */
2414 gen_helper_float_check_status(cpu_env);
2415}
2416
2417/* mtfsfi */
2418static void gen_mtfsfi(DisasContext *ctx)
2419{
2420 int bf, sh, w;
2421 TCGv_i64 t0;
2422 TCGv_i32 t1;
2423
2424 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
2425 gen_exception(ctx, POWERPC_EXCP_FPU);
2426 return;
2427 }
2428 w = FPW(ctx->opcode);
2429 bf = FPBF(ctx->opcode);
2430 if (unlikely(w & !(ctx->insns_flags2 & PPC2_ISA205))__builtin_expect(!!(w & !(ctx->insns_flags2 & PPC2_ISA205
)), 0)) {
2431 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
2432 return;
2433 }
2434 sh = (8 * w) + 7 - bf;
2435 /* NIP cannot be restored if the memory exception comes from an helper */
2436 gen_update_nip(ctx, ctx->nip - 4);
2437 gen_reset_fpstatus();
2438 t0 = tcg_const_i64(((uint64_t)FPIMM(ctx->opcode)) << (4 * sh));
2439 t1 = tcg_const_i32(1 << sh);
2440 gen_helper_store_fpscr(cpu_env, t0, t1);
2441 tcg_temp_free_i64(t0);
2442 tcg_temp_free_i32(t1);
2443 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0)) {
2444 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(cpu_crf[1], cpu_fpscr);
2445 tcg_gen_shri_i32(cpu_crf[1], cpu_crf[1], FPSCR_OX28);
2446 }
2447 /* We can raise a differed exception */
2448 gen_helper_float_check_status(cpu_env);
2449}
2450
2451/*** Addressing modes ***/
2452/* Register indirect with immediate index : EA = (rA|0) + SIMM */
2453static inline void gen_addr_imm_index(DisasContext *ctx, TCGvTCGv_i32 EA,
2454 target_long maskl)
2455{
2456 target_long simm = SIMM(ctx->opcode);
2457
2458 simm &= ~maskl;
2459 if (rA(ctx->opcode) == 0) {
2460 if (NARROW_MODE(ctx)0) {
2461 simm = (uint32_t)simm;
2462 }
2463 tcg_gen_movi_tltcg_gen_movi_i32(EA, simm);
2464 } else if (likely(simm != 0)__builtin_expect(!!(simm != 0), 1)) {
2465 tcg_gen_addi_tltcg_gen_addi_i32(EA, cpu_gpr[rA(ctx->opcode)], simm);
2466 if (NARROW_MODE(ctx)0) {
2467 tcg_gen_ext32u_tltcg_gen_mov_i32(EA, EA);
2468 }
2469 } else {
2470 if (NARROW_MODE(ctx)0) {
2471 tcg_gen_ext32u_tltcg_gen_mov_i32(EA, cpu_gpr[rA(ctx->opcode)]);
2472 } else {
2473 tcg_gen_mov_tltcg_gen_mov_i32(EA, cpu_gpr[rA(ctx->opcode)]);
2474 }
2475 }
2476}
2477
2478static inline void gen_addr_reg_index(DisasContext *ctx, TCGvTCGv_i32 EA)
2479{
2480 if (rA(ctx->opcode) == 0) {
2481 if (NARROW_MODE(ctx)0) {
2482 tcg_gen_ext32u_tltcg_gen_mov_i32(EA, cpu_gpr[rB(ctx->opcode)]);
2483 } else {
2484 tcg_gen_mov_tltcg_gen_mov_i32(EA, cpu_gpr[rB(ctx->opcode)]);
2485 }
2486 } else {
2487 tcg_gen_add_tltcg_gen_add_i32(EA, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
2488 if (NARROW_MODE(ctx)0) {
2489 tcg_gen_ext32u_tltcg_gen_mov_i32(EA, EA);
2490 }
2491 }
2492}
2493
2494static inline void gen_addr_register(DisasContext *ctx, TCGvTCGv_i32 EA)
2495{
2496 if (rA(ctx->opcode) == 0) {
2497 tcg_gen_movi_tltcg_gen_movi_i32(EA, 0);
2498 } else if (NARROW_MODE(ctx)0) {
2499 tcg_gen_ext32u_tltcg_gen_mov_i32(EA, cpu_gpr[rA(ctx->opcode)]);
2500 } else {
2501 tcg_gen_mov_tltcg_gen_mov_i32(EA, cpu_gpr[rA(ctx->opcode)]);
2502 }
2503}
2504
2505static inline void gen_addr_add(DisasContext *ctx, TCGvTCGv_i32 ret, TCGvTCGv_i32 arg1,
2506 target_long val)
2507{
2508 tcg_gen_addi_tltcg_gen_addi_i32(ret, arg1, val);
2509 if (NARROW_MODE(ctx)0) {
2510 tcg_gen_ext32u_tltcg_gen_mov_i32(ret, ret);
2511 }
2512}
2513
2514static inline void gen_check_align(DisasContext *ctx, TCGvTCGv_i32 EA, int mask)
2515{
2516 int l1 = gen_new_label();
2517 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
2518 TCGv_i32 t1, t2;
2519 /* NIP cannot be restored if the memory exception comes from an helper */
2520 gen_update_nip(ctx, ctx->nip - 4);
2521 tcg_gen_andi_tltcg_gen_andi_i32(t0, EA, mask);
2522 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_EQ, t0, 0, l1);
2523 t1 = tcg_const_i32(POWERPC_EXCP_ALIGN);
2524 t2 = tcg_const_i32(0);
2525 gen_helper_raise_exception_err(cpu_env, t1, t2);
2526 tcg_temp_free_i32(t1);
2527 tcg_temp_free_i32(t2);
2528 gen_set_label(l1);
2529 tcg_temp_freetcg_temp_free_i32(t0);
2530}
2531
2532/*** Integer load ***/
2533static inline void gen_qemu_ld8u(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2534{
2535 tcg_gen_qemu_ld8u(arg1, arg2, ctx->mem_idx);
2536}
2537
2538static inline void gen_qemu_ld8s(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2539{
2540 tcg_gen_qemu_ld8s(arg1, arg2, ctx->mem_idx);
2541}
2542
2543static inline void gen_qemu_ld16u(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2544{
2545 tcg_gen_qemu_ld16u(arg1, arg2, ctx->mem_idx);
2546 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
2547 tcg_gen_bswap16_tltcg_gen_bswap16_i32(arg1, arg1);
2548 }
2549}
2550
2551static inline void gen_qemu_ld16s(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2552{
2553 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
2554 tcg_gen_qemu_ld16u(arg1, arg2, ctx->mem_idx);
2555 tcg_gen_bswap16_tltcg_gen_bswap16_i32(arg1, arg1);
2556 tcg_gen_ext16s_tltcg_gen_ext16s_i32(arg1, arg1);
2557 } else {
2558 tcg_gen_qemu_ld16s(arg1, arg2, ctx->mem_idx);
2559 }
2560}
2561
2562static inline void gen_qemu_ld32u(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2563{
2564 tcg_gen_qemu_ld32u(arg1, arg2, ctx->mem_idx);
2565 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
2566 tcg_gen_bswap32_tltcg_gen_bswap32_i32(arg1, arg1);
2567 }
2568}
2569
2570static void gen_qemu_ld32u_i64(DisasContext *ctx, TCGv_i64 val, TCGvTCGv_i32 addr)
2571{
2572 TCGvTCGv_i32 tmp = tcg_temp_new()tcg_temp_new_i32();
2573 gen_qemu_ld32u(ctx, tmp, addr);
2574 tcg_gen_extu_tl_i64tcg_gen_extu_i32_i64(val, tmp);
2575 tcg_temp_freetcg_temp_free_i32(tmp);
2576}
2577
2578static inline void gen_qemu_ld32s(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2579{
2580 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
2581 tcg_gen_qemu_ld32u(arg1, arg2, ctx->mem_idx);
2582 tcg_gen_bswap32_tltcg_gen_bswap32_i32(arg1, arg1);
2583 tcg_gen_ext32s_tltcg_gen_mov_i32(arg1, arg1);
2584 } else
2585 tcg_gen_qemu_ld32s(arg1, arg2, ctx->mem_idx);
2586}
2587
2588static inline void gen_qemu_ld64(DisasContext *ctx, TCGv_i64 arg1, TCGvTCGv_i32 arg2)
2589{
2590 tcg_gen_qemu_ld64(arg1, arg2, ctx->mem_idx);
2591 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
2592 tcg_gen_bswap64_i64(arg1, arg1);
2593 }
2594}
2595
2596static inline void gen_qemu_st8(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2597{
2598 tcg_gen_qemu_st8(arg1, arg2, ctx->mem_idx);
2599}
2600
2601static inline void gen_qemu_st16(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2602{
2603 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
2604 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
2605 tcg_gen_ext16u_tltcg_gen_ext16u_i32(t0, arg1);
2606 tcg_gen_bswap16_tltcg_gen_bswap16_i32(t0, t0);
2607 tcg_gen_qemu_st16(t0, arg2, ctx->mem_idx);
2608 tcg_temp_freetcg_temp_free_i32(t0);
2609 } else {
2610 tcg_gen_qemu_st16(arg1, arg2, ctx->mem_idx);
2611 }
2612}
2613
2614static inline void gen_qemu_st32(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2615{
2616 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
2617 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
2618 tcg_gen_ext32u_tltcg_gen_mov_i32(t0, arg1);
2619 tcg_gen_bswap32_tltcg_gen_bswap32_i32(t0, t0);
2620 tcg_gen_qemu_st32(t0, arg2, ctx->mem_idx);
2621 tcg_temp_freetcg_temp_free_i32(t0);
2622 } else {
2623 tcg_gen_qemu_st32(arg1, arg2, ctx->mem_idx);
2624 }
2625}
2626
2627static void gen_qemu_st32_i64(DisasContext *ctx, TCGv_i64 val, TCGvTCGv_i32 addr)
2628{
2629 TCGvTCGv_i32 tmp = tcg_temp_new()tcg_temp_new_i32();
2630 tcg_gen_trunc_i64_tltcg_gen_trunc_i64_i32(tmp, val);
2631 gen_qemu_st32(ctx, tmp, addr);
2632 tcg_temp_freetcg_temp_free_i32(tmp);
2633}
2634
2635static inline void gen_qemu_st64(DisasContext *ctx, TCGv_i64 arg1, TCGvTCGv_i32 arg2)
2636{
2637 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
2638 TCGv_i64 t0 = tcg_temp_new_i64();
2639 tcg_gen_bswap64_i64(t0, arg1);
2640 tcg_gen_qemu_st64(t0, arg2, ctx->mem_idx);
2641 tcg_temp_free_i64(t0);
2642 } else
2643 tcg_gen_qemu_st64(arg1, arg2, ctx->mem_idx);
2644}
2645
2646#define GEN_LD(name, ldop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }, \
2647static void glue(gen_, name)gen_name(DisasContext *ctx) \
2648{ \
2649 TCGvTCGv_i32 EA; \
2650 gen_set_access_type(ctx, ACCESS_INT); \
2651 EA = tcg_temp_new()tcg_temp_new_i32(); \
2652 gen_addr_imm_index(ctx, EA, 0); \
2653 gen_qemu_##ldop(ctx, cpu_gpr[rD(ctx->opcode)], EA); \
2654 tcg_temp_freetcg_temp_free_i32(EA); \
2655}
2656
2657#define GEN_LDU(name, ldop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameu, }, .oname = "nameu", }, \
2658static void glue(gen_, name##u)gen_name##u(DisasContext *ctx) \
2659{ \
2660 TCGvTCGv_i32 EA; \
2661 if (unlikely(rA(ctx->opcode) == 0 || \__builtin_expect(!!(rA(ctx->opcode) == 0 || rA(ctx->opcode
) == rD(ctx->opcode)), 0)
2662 rA(ctx->opcode) == rD(ctx->opcode))__builtin_expect(!!(rA(ctx->opcode) == 0 || rA(ctx->opcode
) == rD(ctx->opcode)), 0)) { \
2663 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
2664 return; \
2665 } \
2666 gen_set_access_type(ctx, ACCESS_INT); \
2667 EA = tcg_temp_new()tcg_temp_new_i32(); \
2668 if (type == PPC_64B) \
2669 gen_addr_imm_index(ctx, EA, 0x03); \
2670 else \
2671 gen_addr_imm_index(ctx, EA, 0); \
2672 gen_qemu_##ldop(ctx, cpu_gpr[rD(ctx->opcode)], EA); \
2673 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], EA); \
2674 tcg_temp_freetcg_temp_free_i32(EA); \
2675}
2676
2677#define GEN_LDUX(name, ldop, opc2, opc3, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameux, }, .oname = "nameux", }, \
2678static void glue(gen_, name##ux)gen_name##ux(DisasContext *ctx) \
2679{ \
2680 TCGvTCGv_i32 EA; \
2681 if (unlikely(rA(ctx->opcode) == 0 || \__builtin_expect(!!(rA(ctx->opcode) == 0 || rA(ctx->opcode
) == rD(ctx->opcode)), 0)
2682 rA(ctx->opcode) == rD(ctx->opcode))__builtin_expect(!!(rA(ctx->opcode) == 0 || rA(ctx->opcode
) == rD(ctx->opcode)), 0)) { \
2683 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
2684 return; \
2685 } \
2686 gen_set_access_type(ctx, ACCESS_INT); \
2687 EA = tcg_temp_new()tcg_temp_new_i32(); \
2688 gen_addr_reg_index(ctx, EA); \
2689 gen_qemu_##ldop(ctx, cpu_gpr[rD(ctx->opcode)], EA); \
2690 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], EA); \
2691 tcg_temp_freetcg_temp_free_i32(EA); \
2692}
2693
2694#define GEN_LDX_E(name, ldop, opc2, opc3, type, type2){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = type2, .handler
= &gen_namex, }, .oname = "namex", }, \
2695static void glue(gen_, name##x)gen_name##x(DisasContext *ctx) \
2696{ \
2697 TCGvTCGv_i32 EA; \
2698 gen_set_access_type(ctx, ACCESS_INT); \
2699 EA = tcg_temp_new()tcg_temp_new_i32(); \
2700 gen_addr_reg_index(ctx, EA); \
2701 gen_qemu_##ldop(ctx, cpu_gpr[rD(ctx->opcode)], EA); \
2702 tcg_temp_freetcg_temp_free_i32(EA); \
2703}
2704#define GEN_LDX(name, ldop, opc2, opc3, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_namex, }, .oname = "namex", }, \
2705 GEN_LDX_E(name, ldop, opc2, opc3, type, PPC_NONE){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_namex, }, .oname = "namex", },
2706
2707#define GEN_LDS(name, ldop, op, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, { .opc1 = op
| 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .handler
= &gen_nameu, }, .oname = "nameu", }, { .opc1 = 0x1F, .opc2
= 0x17, .opc3 = op | 0x01, .pad = { 0, }, .handler = { .inval1
= 0x00000001, .type = type, .type2 = PPC_NONE, .handler = &
gen_nameux, }, .oname = "nameux", }, { .opc1 = 0x1F, .opc2 = 0x17
, .opc3 = op | 0x00, .pad = { 0, }, .handler = { .inval1 = 0x00000001
, .type = type, .type2 = PPC_NONE, .handler = &gen_namex,
}, .oname = "namex", }, \{ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
2708GEN_LD(name, ldop, op | 0x20, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },; \{ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", },
2709GEN_LDU(name, ldop, op | 0x21, type){ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", },; \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },
2710GEN_LDUX(name, ldop, 0x17, op | 0x01, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },; \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
2711GEN_LDX(name, ldop, 0x17, op | 0x00, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
2712
2713/* lbz lbzu lbzux lbzx */
2714GEN_LDS(lbz, ld8u, 0x02, PPC_INTEGER){ .opc1 = 0x02 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lbz, }, .oname = "lbz"
, }, { .opc1 = 0x02 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lbzu, }, .oname = "lbzu"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x02 | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lbzux, }, .oname = "lbzux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x02 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lbzx, }, .oname = "lbzx"
, },;
2715/* lha lhau lhaux lhax */
2716GEN_LDS(lha, ld16s, 0x0A, PPC_INTEGER){ .opc1 = 0x0A | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lha, }, .oname = "lha"
, }, { .opc1 = 0x0A | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhau, }, .oname = "lhau"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x0A | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhaux, }, .oname = "lhaux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x0A | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhax, }, .oname = "lhax"
, },;
2717/* lhz lhzu lhzux lhzx */
2718GEN_LDS(lhz, ld16u, 0x08, PPC_INTEGER){ .opc1 = 0x08 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhz, }, .oname = "lhz"
, }, { .opc1 = 0x08 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhzu, }, .oname = "lhzu"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x08 | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhzux, }, .oname = "lhzux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x08 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhzx, }, .oname = "lhzx"
, },;
2719/* lwz lwzu lwzux lwzx */
2720GEN_LDS(lwz, ld32u, 0x00, PPC_INTEGER){ .opc1 = 0x00 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lwz, }, .oname = "lwz"
, }, { .opc1 = 0x00 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lwzu, }, .oname = "lwzu"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x00 | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lwzux, }, .oname = "lwzux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x00 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lwzx, }, .oname = "lwzx"
, },;
2721#if defined(TARGET_PPC64)
2722/* lwaux */
2723GEN_LDUX(lwa, ld32s, 0x15, 0x0B, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_lwaux, }, .oname = "lwaux", },;
2724/* lwax */
2725GEN_LDX(lwa, ld32s, 0x15, 0x0A, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_lwax, }, .oname = "lwax", },;
2726/* ldux */
2727GEN_LDUX(ld, ld64, 0x15, 0x01, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_ldux, }, .oname = "ldux", },;
2728/* ldx */
2729GEN_LDX(ld, ld64, 0x15, 0x00, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_ldx, }, .oname = "ldx", },;
2730
2731static void gen_ld(DisasContext *ctx)
2732{
2733 TCGvTCGv_i32 EA;
2734 if (Rc(ctx->opcode)) {
2735 if (unlikely(rA(ctx->opcode) == 0 ||__builtin_expect(!!(rA(ctx->opcode) == 0 || rA(ctx->opcode
) == rD(ctx->opcode)), 0)
2736 rA(ctx->opcode) == rD(ctx->opcode))__builtin_expect(!!(rA(ctx->opcode) == 0 || rA(ctx->opcode
) == rD(ctx->opcode)), 0)) {
2737 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
2738 return;
2739 }
2740 }
2741 gen_set_access_type(ctx, ACCESS_INT);
2742 EA = tcg_temp_new()tcg_temp_new_i32();
2743 gen_addr_imm_index(ctx, EA, 0x03);
2744 if (ctx->opcode & 0x02) {
2745 /* lwa (lwau is undefined) */
2746 gen_qemu_ld32s(ctx, cpu_gpr[rD(ctx->opcode)], EA);
2747 } else {
2748 /* ld - ldu */
2749 gen_qemu_ld64(ctx, cpu_gpr[rD(ctx->opcode)], EA);
2750 }
2751 if (Rc(ctx->opcode))
2752 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], EA);
2753 tcg_temp_freetcg_temp_free_i32(EA);
2754}
2755
2756/* lq */
2757static void gen_lq(DisasContext *ctx)
2758{
2759#if defined(CONFIG_USER_ONLY)
2760 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
2761#else
2762 int ra, rd;
2763 TCGvTCGv_i32 EA;
2764
2765 /* Restore CPU state */
2766 if (unlikely(ctx->mem_idx == 0)__builtin_expect(!!(ctx->mem_idx == 0), 0)) {
2767 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
2768 return;
2769 }
2770 ra = rA(ctx->opcode);
2771 rd = rD(ctx->opcode);
2772 if (unlikely((rd & 1) || rd == ra)__builtin_expect(!!((rd & 1) || rd == ra), 0)) {
2773 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
2774 return;
2775 }
2776 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
2777 /* Little-endian mode is not handled */
2778 gen_exception_err(ctx, POWERPC_EXCP_ALIGN, POWERPC_EXCP_ALIGN_LE);
2779 return;
2780 }
2781 gen_set_access_type(ctx, ACCESS_INT);
2782 EA = tcg_temp_new()tcg_temp_new_i32();
2783 gen_addr_imm_index(ctx, EA, 0x0F);
2784 gen_qemu_ld64(ctx, cpu_gpr[rd], EA);
2785 gen_addr_add(ctx, EA, EA, 8);
2786 gen_qemu_ld64(ctx, cpu_gpr[rd+1], EA);
2787 tcg_temp_freetcg_temp_free_i32(EA);
2788#endif
2789}
2790#endif
2791
2792/*** Integer store ***/
2793#define GEN_ST(name, stop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }, \
2794static void glue(gen_, name)gen_name(DisasContext *ctx) \
2795{ \
2796 TCGvTCGv_i32 EA; \
2797 gen_set_access_type(ctx, ACCESS_INT); \
2798 EA = tcg_temp_new()tcg_temp_new_i32(); \
2799 gen_addr_imm_index(ctx, EA, 0); \
2800 gen_qemu_##stop(ctx, cpu_gpr[rS(ctx->opcode)], EA); \
2801 tcg_temp_freetcg_temp_free_i32(EA); \
2802}
2803
2804#define GEN_STU(name, stop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_stopu, }, .oname = "stopu", }, \
2805static void glue(gen_, stop##u)gen_stop##u(DisasContext *ctx) \
2806{ \
2807 TCGvTCGv_i32 EA; \
2808 if (unlikely(rA(ctx->opcode) == 0)__builtin_expect(!!(rA(ctx->opcode) == 0), 0)) { \
2809 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
2810 return; \
2811 } \
2812 gen_set_access_type(ctx, ACCESS_INT); \
2813 EA = tcg_temp_new()tcg_temp_new_i32(); \
2814 if (type == PPC_64B) \
2815 gen_addr_imm_index(ctx, EA, 0x03); \
2816 else \
2817 gen_addr_imm_index(ctx, EA, 0); \
2818 gen_qemu_##stop(ctx, cpu_gpr[rS(ctx->opcode)], EA); \
2819 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], EA); \
2820 tcg_temp_freetcg_temp_free_i32(EA); \
2821}
2822
2823#define GEN_STUX(name, stop, opc2, opc3, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameux, }, .oname = "nameux", }, \
2824static void glue(gen_, name##ux)gen_name##ux(DisasContext *ctx) \
2825{ \
2826 TCGvTCGv_i32 EA; \
2827 if (unlikely(rA(ctx->opcode) == 0)__builtin_expect(!!(rA(ctx->opcode) == 0), 0)) { \
2828 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
2829 return; \
2830 } \
2831 gen_set_access_type(ctx, ACCESS_INT); \
2832 EA = tcg_temp_new()tcg_temp_new_i32(); \
2833 gen_addr_reg_index(ctx, EA); \
2834 gen_qemu_##stop(ctx, cpu_gpr[rS(ctx->opcode)], EA); \
2835 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], EA); \
2836 tcg_temp_freetcg_temp_free_i32(EA); \
2837}
2838
2839#define GEN_STX_E(name, stop, opc2, opc3, type, type2){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = type2, .handler
= &gen_namex, }, .oname = "namex", }, \
2840static void glue(gen_, name##x)gen_name##x(DisasContext *ctx) \
2841{ \
2842 TCGvTCGv_i32 EA; \
2843 gen_set_access_type(ctx, ACCESS_INT); \
2844 EA = tcg_temp_new()tcg_temp_new_i32(); \
2845 gen_addr_reg_index(ctx, EA); \
2846 gen_qemu_##stop(ctx, cpu_gpr[rS(ctx->opcode)], EA); \
2847 tcg_temp_freetcg_temp_free_i32(EA); \
2848}
2849#define GEN_STX(name, stop, opc2, opc3, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_namex, }, .oname = "namex", }, \
2850 GEN_STX_E(name, stop, opc2, opc3, type, PPC_NONE){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_namex, }, .oname = "namex", },
2851
2852#define GEN_STS(name, stop, op, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, { .opc1 = op
| 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .handler
= &gen_stopu, }, .oname = "stopu", }, { .opc1 = 0x1F, .opc2
= 0x17, .opc3 = op | 0x01, .pad = { 0, }, .handler = { .inval1
= 0x00000001, .type = type, .type2 = PPC_NONE, .handler = &
gen_nameux, }, .oname = "nameux", }, { .opc1 = 0x1F, .opc2 = 0x17
, .opc3 = op | 0x00, .pad = { 0, }, .handler = { .inval1 = 0x00000001
, .type = type, .type2 = PPC_NONE, .handler = &gen_namex,
}, .oname = "namex", }, \{ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
2853GEN_ST(name, stop, op | 0x20, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },; \{ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_stopu, }, .oname = "stopu", },
2854GEN_STU(name, stop, op | 0x21, type){ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_stopu, }, .oname = "stopu", },; \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },
2855GEN_STUX(name, stop, 0x17, op | 0x01, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },; \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
2856GEN_STX(name, stop, 0x17, op | 0x00, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
2857
2858/* stb stbu stbux stbx */
2859GEN_STS(stb, st8, 0x06, PPC_INTEGER){ .opc1 = 0x06 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stb, }, .oname = "stb"
, }, { .opc1 = 0x06 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_st8u, }, .oname = "st8u"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x06 | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stbux, }, .oname = "stbux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x06 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stbx, }, .oname = "stbx"
, },;
2860/* sth sthu sthux sthx */
2861GEN_STS(sth, st16, 0x0C, PPC_INTEGER){ .opc1 = 0x0C | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_sth, }, .oname = "sth"
, }, { .opc1 = 0x0C | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_st16u, }, .oname = "st16u"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x0C | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_sthux, }, .oname = "sthux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x0C | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_sthx, }, .oname = "sthx"
, },;
2862/* stw stwu stwux stwx */
2863GEN_STS(stw, st32, 0x04, PPC_INTEGER){ .opc1 = 0x04 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stw, }, .oname = "stw"
, }, { .opc1 = 0x04 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_st32u, }, .oname = "st32u"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x04 | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stwux, }, .oname = "stwux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x04 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stwx, }, .oname = "stwx"
, },;
2864#if defined(TARGET_PPC64)
2865GEN_STUX(std, st64, 0x15, 0x05, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_stdux, }, .oname = "stdux", },;
2866GEN_STX(std, st64, 0x15, 0x04, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_stdx, }, .oname = "stdx", },;
2867
2868static void gen_std(DisasContext *ctx)
2869{
2870 int rs;
2871 TCGvTCGv_i32 EA;
2872
2873 rs = rS(ctx->opcode);
2874 if ((ctx->opcode & 0x3) == 0x2) {
2875#if defined(CONFIG_USER_ONLY)
2876 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
2877#else
2878 /* stq */
2879 if (unlikely(ctx->mem_idx == 0)__builtin_expect(!!(ctx->mem_idx == 0), 0)) {
2880 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
2881 return;
2882 }
2883 if (unlikely(rs & 1)__builtin_expect(!!(rs & 1), 0)) {
2884 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
2885 return;
2886 }
2887 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
2888 /* Little-endian mode is not handled */
2889 gen_exception_err(ctx, POWERPC_EXCP_ALIGN, POWERPC_EXCP_ALIGN_LE);
2890 return;
2891 }
2892 gen_set_access_type(ctx, ACCESS_INT);
2893 EA = tcg_temp_new()tcg_temp_new_i32();
2894 gen_addr_imm_index(ctx, EA, 0x03);
2895 gen_qemu_st64(ctx, cpu_gpr[rs], EA);
2896 gen_addr_add(ctx, EA, EA, 8);
2897 gen_qemu_st64(ctx, cpu_gpr[rs+1], EA);
2898 tcg_temp_freetcg_temp_free_i32(EA);
2899#endif
2900 } else {
2901 /* std / stdu */
2902 if (Rc(ctx->opcode)) {
2903 if (unlikely(rA(ctx->opcode) == 0)__builtin_expect(!!(rA(ctx->opcode) == 0), 0)) {
2904 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
2905 return;
2906 }
2907 }
2908 gen_set_access_type(ctx, ACCESS_INT);
2909 EA = tcg_temp_new()tcg_temp_new_i32();
2910 gen_addr_imm_index(ctx, EA, 0x03);
2911 gen_qemu_st64(ctx, cpu_gpr[rs], EA);
2912 if (Rc(ctx->opcode))
2913 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], EA);
2914 tcg_temp_freetcg_temp_free_i32(EA);
2915 }
2916}
2917#endif
2918/*** Integer load and store with byte reverse ***/
2919/* lhbrx */
2920static inline void gen_qemu_ld16ur(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2921{
2922 tcg_gen_qemu_ld16u(arg1, arg2, ctx->mem_idx);
2923 if (likely(!ctx->le_mode)__builtin_expect(!!(!ctx->le_mode), 1)) {
2924 tcg_gen_bswap16_tltcg_gen_bswap16_i32(arg1, arg1);
2925 }
2926}
2927GEN_LDX(lhbr, ld16ur, 0x16, 0x18, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_lhbrx, }, .oname = "lhbrx", },;
2928
2929/* lwbrx */
2930static inline void gen_qemu_ld32ur(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2931{
2932 tcg_gen_qemu_ld32u(arg1, arg2, ctx->mem_idx);
2933 if (likely(!ctx->le_mode)__builtin_expect(!!(!ctx->le_mode), 1)) {
2934 tcg_gen_bswap32_tltcg_gen_bswap32_i32(arg1, arg1);
2935 }
2936}
2937GEN_LDX(lwbr, ld32ur, 0x16, 0x10, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_lwbrx, }, .oname = "lwbrx", },;
2938
2939#if defined(TARGET_PPC64)
2940/* ldbrx */
2941static inline void gen_qemu_ld64ur(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2942{
2943 tcg_gen_qemu_ld64(arg1, arg2, ctx->mem_idx);
2944 if (likely(!ctx->le_mode)__builtin_expect(!!(!ctx->le_mode), 1)) {
2945 tcg_gen_bswap64_tl(arg1, arg1);
2946 }
2947}
2948GEN_LDX_E(ldbr, ld64ur, 0x14, 0x10, PPC_NONE, PPC2_DBRX){ .opc1 = 0x1F, .opc2 = 0x14, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_DBRX
, .handler = &gen_ldbrx, }, .oname = "ldbrx", },;
2949#endif /* TARGET_PPC64 */
2950
2951/* sthbrx */
2952static inline void gen_qemu_st16r(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2953{
2954 if (likely(!ctx->le_mode)__builtin_expect(!!(!ctx->le_mode), 1)) {
2955 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
2956 tcg_gen_ext16u_tltcg_gen_ext16u_i32(t0, arg1);
2957 tcg_gen_bswap16_tltcg_gen_bswap16_i32(t0, t0);
2958 tcg_gen_qemu_st16(t0, arg2, ctx->mem_idx);
2959 tcg_temp_freetcg_temp_free_i32(t0);
2960 } else {
2961 tcg_gen_qemu_st16(arg1, arg2, ctx->mem_idx);
2962 }
2963}
2964GEN_STX(sthbr, st16r, 0x16, 0x1C, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_sthbrx, }, .oname = "sthbrx", },;
2965
2966/* stwbrx */
2967static inline void gen_qemu_st32r(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2968{
2969 if (likely(!ctx->le_mode)__builtin_expect(!!(!ctx->le_mode), 1)) {
2970 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
2971 tcg_gen_ext32u_tltcg_gen_mov_i32(t0, arg1);
2972 tcg_gen_bswap32_tltcg_gen_bswap32_i32(t0, t0);
2973 tcg_gen_qemu_st32(t0, arg2, ctx->mem_idx);
2974 tcg_temp_freetcg_temp_free_i32(t0);
2975 } else {
2976 tcg_gen_qemu_st32(arg1, arg2, ctx->mem_idx);
2977 }
2978}
2979GEN_STX(stwbr, st32r, 0x16, 0x14, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_stwbrx, }, .oname = "stwbrx", },;
2980
2981#if defined(TARGET_PPC64)
2982/* stdbrx */
2983static inline void gen_qemu_st64r(DisasContext *ctx, TCGvTCGv_i32 arg1, TCGvTCGv_i32 arg2)
2984{
2985 if (likely(!ctx->le_mode)__builtin_expect(!!(!ctx->le_mode), 1)) {
2986 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
2987 tcg_gen_bswap64_tl(t0, arg1);
2988 tcg_gen_qemu_st64(t0, arg2, ctx->mem_idx);
2989 tcg_temp_freetcg_temp_free_i32(t0);
2990 } else {
2991 tcg_gen_qemu_st64(arg1, arg2, ctx->mem_idx);
2992 }
2993}
2994GEN_STX_E(stdbr, st64r, 0x14, 0x14, PPC_NONE, PPC2_DBRX){ .opc1 = 0x1F, .opc2 = 0x14, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_DBRX
, .handler = &gen_stdbrx, }, .oname = "stdbrx", },;
2995#endif /* TARGET_PPC64 */
2996
2997/*** Integer load and store multiple ***/
2998
2999/* lmw */
3000static void gen_lmw(DisasContext *ctx)
3001{
3002 TCGvTCGv_i32 t0;
3003 TCGv_i32 t1;
3004 gen_set_access_type(ctx, ACCESS_INT);
3005 /* NIP cannot be restored if the memory exception comes from an helper */
3006 gen_update_nip(ctx, ctx->nip - 4);
3007 t0 = tcg_temp_new()tcg_temp_new_i32();
3008 t1 = tcg_const_i32(rD(ctx->opcode));
3009 gen_addr_imm_index(ctx, t0, 0);
3010 gen_helper_lmw(cpu_env, t0, t1);
3011 tcg_temp_freetcg_temp_free_i32(t0);
3012 tcg_temp_free_i32(t1);
3013}
3014
3015/* stmw */
3016static void gen_stmw(DisasContext *ctx)
3017{
3018 TCGvTCGv_i32 t0;
3019 TCGv_i32 t1;
3020 gen_set_access_type(ctx, ACCESS_INT);
3021 /* NIP cannot be restored if the memory exception comes from an helper */
3022 gen_update_nip(ctx, ctx->nip - 4);
3023 t0 = tcg_temp_new()tcg_temp_new_i32();
3024 t1 = tcg_const_i32(rS(ctx->opcode));
3025 gen_addr_imm_index(ctx, t0, 0);
3026 gen_helper_stmw(cpu_env, t0, t1);
3027 tcg_temp_freetcg_temp_free_i32(t0);
3028 tcg_temp_free_i32(t1);
3029}
3030
3031/*** Integer load and store strings ***/
3032
3033/* lswi */
3034/* PowerPC32 specification says we must generate an exception if
3035 * rA is in the range of registers to be loaded.
3036 * In an other hand, IBM says this is valid, but rA won't be loaded.
3037 * For now, I'll follow the spec...
3038 */
3039static void gen_lswi(DisasContext *ctx)
3040{
3041 TCGvTCGv_i32 t0;
3042 TCGv_i32 t1, t2;
3043 int nb = NB(ctx->opcode);
3044 int start = rD(ctx->opcode);
3045 int ra = rA(ctx->opcode);
3046 int nr;
3047
3048 if (nb == 0)
3049 nb = 32;
3050 nr = nb / 4;
3051 if (unlikely(((start + nr) > 32 &&__builtin_expect(!!(((start + nr) > 32 && start <=
ra && (start + nr - 32) > ra) || ((start + nr) <=
32 && start <= ra && (start + nr) > ra
)), 0)
3052 start <= ra && (start + nr - 32) > ra) ||__builtin_expect(!!(((start + nr) > 32 && start <=
ra && (start + nr - 32) > ra) || ((start + nr) <=
32 && start <= ra && (start + nr) > ra
)), 0)
3053 ((start + nr) <= 32 && start <= ra && (start + nr) > ra))__builtin_expect(!!(((start + nr) > 32 && start <=
ra && (start + nr - 32) > ra) || ((start + nr) <=
32 && start <= ra && (start + nr) > ra
)), 0)) {
3054 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_LSWX);
3055 return;
3056 }
3057 gen_set_access_type(ctx, ACCESS_INT);
3058 /* NIP cannot be restored if the memory exception comes from an helper */
3059 gen_update_nip(ctx, ctx->nip - 4);
3060 t0 = tcg_temp_new()tcg_temp_new_i32();
3061 gen_addr_register(ctx, t0);
3062 t1 = tcg_const_i32(nb);
3063 t2 = tcg_const_i32(start);
3064 gen_helper_lsw(cpu_env, t0, t1, t2);
3065 tcg_temp_freetcg_temp_free_i32(t0);
3066 tcg_temp_free_i32(t1);
3067 tcg_temp_free_i32(t2);
3068}
3069
3070/* lswx */
3071static void gen_lswx(DisasContext *ctx)
3072{
3073 TCGvTCGv_i32 t0;
3074 TCGv_i32 t1, t2, t3;
3075 gen_set_access_type(ctx, ACCESS_INT);
3076 /* NIP cannot be restored if the memory exception comes from an helper */
3077 gen_update_nip(ctx, ctx->nip - 4);
3078 t0 = tcg_temp_new()tcg_temp_new_i32();
3079 gen_addr_reg_index(ctx, t0);
3080 t1 = tcg_const_i32(rD(ctx->opcode));
3081 t2 = tcg_const_i32(rA(ctx->opcode));
3082 t3 = tcg_const_i32(rB(ctx->opcode));
3083 gen_helper_lswx(cpu_env, t0, t1, t2, t3);
3084 tcg_temp_freetcg_temp_free_i32(t0);
3085 tcg_temp_free_i32(t1);
3086 tcg_temp_free_i32(t2);
3087 tcg_temp_free_i32(t3);
3088}
3089
3090/* stswi */
3091static void gen_stswi(DisasContext *ctx)
3092{
3093 TCGvTCGv_i32 t0;
3094 TCGv_i32 t1, t2;
3095 int nb = NB(ctx->opcode);
3096 gen_set_access_type(ctx, ACCESS_INT);
3097 /* NIP cannot be restored if the memory exception comes from an helper */
3098 gen_update_nip(ctx, ctx->nip - 4);
3099 t0 = tcg_temp_new()tcg_temp_new_i32();
3100 gen_addr_register(ctx, t0);
3101 if (nb == 0)
3102 nb = 32;
3103 t1 = tcg_const_i32(nb);
3104 t2 = tcg_const_i32(rS(ctx->opcode));
3105 gen_helper_stsw(cpu_env, t0, t1, t2);
3106 tcg_temp_freetcg_temp_free_i32(t0);
3107 tcg_temp_free_i32(t1);
3108 tcg_temp_free_i32(t2);
3109}
3110
3111/* stswx */
3112static void gen_stswx(DisasContext *ctx)
3113{
3114 TCGvTCGv_i32 t0;
3115 TCGv_i32 t1, t2;
3116 gen_set_access_type(ctx, ACCESS_INT);
3117 /* NIP cannot be restored if the memory exception comes from an helper */
3118 gen_update_nip(ctx, ctx->nip - 4);
3119 t0 = tcg_temp_new()tcg_temp_new_i32();
3120 gen_addr_reg_index(ctx, t0);
3121 t1 = tcg_temp_new_i32();
3122 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, cpu_xer);
3123 tcg_gen_andi_i32(t1, t1, 0x7F);
3124 t2 = tcg_const_i32(rS(ctx->opcode));
3125 gen_helper_stsw(cpu_env, t0, t1, t2);
3126 tcg_temp_freetcg_temp_free_i32(t0);
3127 tcg_temp_free_i32(t1);
3128 tcg_temp_free_i32(t2);
3129}
3130
3131/*** Memory synchronisation ***/
3132/* eieio */
3133static void gen_eieio(DisasContext *ctx)
3134{
3135}
3136
3137/* isync */
3138static void gen_isync(DisasContext *ctx)
3139{
3140 gen_stop_exception(ctx);
3141}
3142
3143/* lwarx */
3144static void gen_lwarx(DisasContext *ctx)
3145{
3146 TCGvTCGv_i32 t0;
3147 TCGvTCGv_i32 gpr = cpu_gpr[rD(ctx->opcode)];
3148 gen_set_access_type(ctx, ACCESS_RES);
3149 t0 = tcg_temp_local_new()tcg_temp_local_new_i32();
3150 gen_addr_reg_index(ctx, t0);
3151 gen_check_align(ctx, t0, 0x03);
3152 gen_qemu_ld32u(ctx, gpr, t0);
3153 tcg_gen_mov_tltcg_gen_mov_i32(cpu_reserve, t0);
3154 tcg_gen_st_tltcg_gen_st_i32(gpr, cpu_env, offsetof(CPUPPCState, reserve_val)__builtin_offsetof(CPUPPCState, reserve_val));
3155 tcg_temp_freetcg_temp_free_i32(t0);
3156}
3157
3158#if defined(CONFIG_USER_ONLY)
3159static void gen_conditional_store (DisasContext *ctx, TCGvTCGv_i32 EA,
3160 int reg, int size)
3161{
3162 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
3163 uint32_t save_exception = ctx->exception;
3164
3165 tcg_gen_st_tltcg_gen_st_i32(EA, cpu_env, offsetof(CPUPPCState, reserve_ea)__builtin_offsetof(CPUPPCState, reserve_ea));
3166 tcg_gen_movi_tltcg_gen_movi_i32(t0, (size << 5) | reg);
3167 tcg_gen_st_tltcg_gen_st_i32(t0, cpu_env, offsetof(CPUPPCState, reserve_info)__builtin_offsetof(CPUPPCState, reserve_info));
3168 tcg_temp_freetcg_temp_free_i32(t0);
3169 gen_update_nip(ctx, ctx->nip-4);
3170 ctx->exception = POWERPC_EXCP_BRANCH;
3171 gen_exception(ctx, POWERPC_EXCP_STCX);
3172 ctx->exception = save_exception;
3173}
3174#endif
3175
3176/* stwcx. */
3177static void gen_stwcx_(DisasContext *ctx)
3178{
3179 TCGvTCGv_i32 t0;
3180 gen_set_access_type(ctx, ACCESS_RES);
3181 t0 = tcg_temp_local_new()tcg_temp_local_new_i32();
3182 gen_addr_reg_index(ctx, t0);
3183 gen_check_align(ctx, t0, 0x03);
3184#if defined(CONFIG_USER_ONLY)
3185 gen_conditional_store(ctx, t0, rS(ctx->opcode), 4);
3186#else
3187 {
3188 int l1;
3189
3190 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(cpu_crf[0], cpu_so);
3191 l1 = gen_new_label();
3192 tcg_gen_brcond_tltcg_gen_brcond_i32(TCG_COND_NE, t0, cpu_reserve, l1);
3193 tcg_gen_ori_i32(cpu_crf[0], cpu_crf[0], 1 << CRF_EQ1);
3194 gen_qemu_st32(ctx, cpu_gpr[rS(ctx->opcode)], t0);
3195 gen_set_label(l1);
3196 tcg_gen_movi_tltcg_gen_movi_i32(cpu_reserve, -1);
3197 }
3198#endif
3199 tcg_temp_freetcg_temp_free_i32(t0);
3200}
3201
3202#if defined(TARGET_PPC64)
3203/* ldarx */
3204static void gen_ldarx(DisasContext *ctx)
3205{
3206 TCGvTCGv_i32 t0;
3207 TCGvTCGv_i32 gpr = cpu_gpr[rD(ctx->opcode)];
3208 gen_set_access_type(ctx, ACCESS_RES);
3209 t0 = tcg_temp_local_new()tcg_temp_local_new_i32();
3210 gen_addr_reg_index(ctx, t0);
3211 gen_check_align(ctx, t0, 0x07);
3212 gen_qemu_ld64(ctx, gpr, t0);
3213 tcg_gen_mov_tltcg_gen_mov_i32(cpu_reserve, t0);
3214 tcg_gen_st_tltcg_gen_st_i32(gpr, cpu_env, offsetof(CPUPPCState, reserve_val)__builtin_offsetof(CPUPPCState, reserve_val));
3215 tcg_temp_freetcg_temp_free_i32(t0);
3216}
3217
3218/* stdcx. */
3219static void gen_stdcx_(DisasContext *ctx)
3220{
3221 TCGvTCGv_i32 t0;
3222 gen_set_access_type(ctx, ACCESS_RES);
3223 t0 = tcg_temp_local_new()tcg_temp_local_new_i32();
3224 gen_addr_reg_index(ctx, t0);
3225 gen_check_align(ctx, t0, 0x07);
3226#if defined(CONFIG_USER_ONLY)
3227 gen_conditional_store(ctx, t0, rS(ctx->opcode), 8);
3228#else
3229 {
3230 int l1;
3231 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(cpu_crf[0], cpu_so);
3232 l1 = gen_new_label();
3233 tcg_gen_brcond_tltcg_gen_brcond_i32(TCG_COND_NE, t0, cpu_reserve, l1);
3234 tcg_gen_ori_i32(cpu_crf[0], cpu_crf[0], 1 << CRF_EQ1);
3235 gen_qemu_st64(ctx, cpu_gpr[rS(ctx->opcode)], t0);
3236 gen_set_label(l1);
3237 tcg_gen_movi_tltcg_gen_movi_i32(cpu_reserve, -1);
3238 }
3239#endif
3240 tcg_temp_freetcg_temp_free_i32(t0);
3241}
3242#endif /* defined(TARGET_PPC64) */
3243
3244/* sync */
3245static void gen_sync(DisasContext *ctx)
3246{
3247}
3248
3249/* wait */
3250static void gen_wait(DisasContext *ctx)
3251{
3252 TCGv_i32 t0 = tcg_temp_new_i32();
3253 tcg_gen_st_i32(t0, cpu_env,
3254 -offsetof(PowerPCCPU, env)__builtin_offsetof(PowerPCCPU, env) + offsetof(CPUState, halted)__builtin_offsetof(CPUState, halted));
3255 tcg_temp_free_i32(t0);
3256 /* Stop translation, as the CPU is supposed to sleep from now */
3257 gen_exception_err(ctx, EXCP_HLT0x10001, 1);
3258}
3259
3260/*** Floating-point load ***/
3261#define GEN_LDF(name, ldop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }, \
3262static void glue(gen_, name)gen_name(DisasContext *ctx) \
3263{ \
3264 TCGvTCGv_i32 EA; \
3265 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
3266 gen_exception(ctx, POWERPC_EXCP_FPU); \
3267 return; \
3268 } \
3269 gen_set_access_type(ctx, ACCESS_FLOAT); \
3270 EA = tcg_temp_new()tcg_temp_new_i32(); \
3271 gen_addr_imm_index(ctx, EA, 0); \
3272 gen_qemu_##ldop(ctx, cpu_fpr[rD(ctx->opcode)], EA); \
3273 tcg_temp_freetcg_temp_free_i32(EA); \
3274}
3275
3276#define GEN_LDUF(name, ldop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameu, }, .oname = "nameu", }, \
3277static void glue(gen_, name##u)gen_name##u(DisasContext *ctx) \
3278{ \
3279 TCGvTCGv_i32 EA; \
3280 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
3281 gen_exception(ctx, POWERPC_EXCP_FPU); \
3282 return; \
3283 } \
3284 if (unlikely(rA(ctx->opcode) == 0)__builtin_expect(!!(rA(ctx->opcode) == 0), 0)) { \
3285 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
3286 return; \
3287 } \
3288 gen_set_access_type(ctx, ACCESS_FLOAT); \
3289 EA = tcg_temp_new()tcg_temp_new_i32(); \
3290 gen_addr_imm_index(ctx, EA, 0); \
3291 gen_qemu_##ldop(ctx, cpu_fpr[rD(ctx->opcode)], EA); \
3292 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], EA); \
3293 tcg_temp_freetcg_temp_free_i32(EA); \
3294}
3295
3296#define GEN_LDUXF(name, ldop, opc, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameux, }, .oname = "nameux", }, \
3297static void glue(gen_, name##ux)gen_name##ux(DisasContext *ctx) \
3298{ \
3299 TCGvTCGv_i32 EA; \
3300 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
3301 gen_exception(ctx, POWERPC_EXCP_FPU); \
3302 return; \
3303 } \
3304 if (unlikely(rA(ctx->opcode) == 0)__builtin_expect(!!(rA(ctx->opcode) == 0), 0)) { \
3305 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
3306 return; \
3307 } \
3308 gen_set_access_type(ctx, ACCESS_FLOAT); \
3309 EA = tcg_temp_new()tcg_temp_new_i32(); \
3310 gen_addr_reg_index(ctx, EA); \
3311 gen_qemu_##ldop(ctx, cpu_fpr[rD(ctx->opcode)], EA); \
3312 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], EA); \
3313 tcg_temp_freetcg_temp_free_i32(EA); \
3314}
3315
3316#define GEN_LDXF(name, ldop, opc2, opc3, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_namex, }, .oname = "namex", }, \
3317static void glue(gen_, name##x)gen_name##x(DisasContext *ctx) \
3318{ \
3319 TCGvTCGv_i32 EA; \
3320 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
3321 gen_exception(ctx, POWERPC_EXCP_FPU); \
3322 return; \
3323 } \
3324 gen_set_access_type(ctx, ACCESS_FLOAT); \
3325 EA = tcg_temp_new()tcg_temp_new_i32(); \
3326 gen_addr_reg_index(ctx, EA); \
3327 gen_qemu_##ldop(ctx, cpu_fpr[rD(ctx->opcode)], EA); \
3328 tcg_temp_freetcg_temp_free_i32(EA); \
3329}
3330
3331#define GEN_LDFS(name, ldop, op, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, { .opc1 = op
| 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .handler
= &gen_nameu, }, .oname = "nameu", }, { .opc1 = 0x1F, .opc2
= 0x17, .opc3 = op | 0x01, .pad = { 0, }, .handler = { .inval1
= 0x00000001, .type = type, .type2 = PPC_NONE, .handler = &
gen_nameux, }, .oname = "nameux", }, { .opc1 = 0x1F, .opc2 = 0x17
, .opc3 = op | 0x00, .pad = { 0, }, .handler = { .inval1 = 0x00000001
, .type = type, .type2 = PPC_NONE, .handler = &gen_namex,
}, .oname = "namex", }, \{ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
3332GEN_LDF(name, ldop, op | 0x20, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },; \{ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", },
3333GEN_LDUF(name, ldop, op | 0x21, type){ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", },; \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },
3334GEN_LDUXF(name, ldop, op | 0x01, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },; \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
3335GEN_LDXF(name, ldop, 0x17, op | 0x00, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
3336
3337static inline void gen_qemu_ld32fs(DisasContext *ctx, TCGv_i64 arg1, TCGvTCGv_i32 arg2)
3338{
3339 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
3340 TCGv_i32 t1 = tcg_temp_new_i32();
3341 gen_qemu_ld32u(ctx, t0, arg2);
3342 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, t0);
3343 tcg_temp_freetcg_temp_free_i32(t0);
3344 gen_helper_float32_to_float64(arg1, cpu_env, t1);
3345 tcg_temp_free_i32(t1);
3346}
3347
3348 /* lfd lfdu lfdux lfdx */
3349GEN_LDFS(lfd, ld64, 0x12, PPC_FLOAT){ .opc1 = 0x12 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfd, }, .oname = "lfd", }, {
.opc1 = 0x12 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0,
}, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfdu, }, .oname = "lfdu", },
{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x12 | 0x01, .pad = { 0
, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfdux, }, .oname = "lfdux", }
, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x12 | 0x00, .pad = {
0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .
type2 = PPC_NONE, .handler = &gen_lfdx, }, .oname = "lfdx"
, },;
3350 /* lfs lfsu lfsux lfsx */
3351GEN_LDFS(lfs, ld32fs, 0x10, PPC_FLOAT){ .opc1 = 0x10 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfs, }, .oname = "lfs", }, {
.opc1 = 0x10 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0,
}, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfsu, }, .oname = "lfsu", },
{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x10 | 0x01, .pad = { 0
, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfsux, }, .oname = "lfsux", }
, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x10 | 0x00, .pad = {
0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .
type2 = PPC_NONE, .handler = &gen_lfsx, }, .oname = "lfsx"
, },;
3352
3353/* lfdp */
3354static void gen_lfdp(DisasContext *ctx)
3355{
3356 TCGvTCGv_i32 EA;
3357 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
3358 gen_exception(ctx, POWERPC_EXCP_FPU);
3359 return;
3360 }
3361 gen_set_access_type(ctx, ACCESS_FLOAT);
3362 EA = tcg_temp_new()tcg_temp_new_i32();
3363 gen_addr_imm_index(ctx, EA, 0); \
3364 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
3365 gen_qemu_ld64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
3366 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8);
3367 gen_qemu_ld64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
3368 } else {
3369 gen_qemu_ld64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
3370 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8);
3371 gen_qemu_ld64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
3372 }
3373 tcg_temp_freetcg_temp_free_i32(EA);
3374}
3375
3376/* lfdpx */
3377static void gen_lfdpx(DisasContext *ctx)
3378{
3379 TCGvTCGv_i32 EA;
3380 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
3381 gen_exception(ctx, POWERPC_EXCP_FPU);
3382 return;
3383 }
3384 gen_set_access_type(ctx, ACCESS_FLOAT);
3385 EA = tcg_temp_new()tcg_temp_new_i32();
3386 gen_addr_reg_index(ctx, EA);
3387 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
3388 gen_qemu_ld64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
3389 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8);
3390 gen_qemu_ld64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
3391 } else {
3392 gen_qemu_ld64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
3393 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8);
3394 gen_qemu_ld64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
3395 }
3396 tcg_temp_freetcg_temp_free_i32(EA);
3397}
3398
3399/* lfiwax */
3400static void gen_lfiwax(DisasContext *ctx)
3401{
3402 TCGvTCGv_i32 EA;
3403 TCGvTCGv_i32 t0;
3404 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
3405 gen_exception(ctx, POWERPC_EXCP_FPU);
3406 return;
3407 }
3408 gen_set_access_type(ctx, ACCESS_FLOAT);
3409 EA = tcg_temp_new()tcg_temp_new_i32();
3410 t0 = tcg_temp_new()tcg_temp_new_i32();
3411 gen_addr_reg_index(ctx, EA);
3412 gen_qemu_ld32s(ctx, t0, EA);
3413 tcg_gen_ext_tl_i64tcg_gen_ext_i32_i64(cpu_fpr[rD(ctx->opcode)], t0);
3414 tcg_temp_freetcg_temp_free_i32(EA);
3415 tcg_temp_freetcg_temp_free_i32(t0);
3416}
3417
3418/*** Floating-point store ***/
3419#define GEN_STF(name, stop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }, \
3420static void glue(gen_, name)gen_name(DisasContext *ctx) \
3421{ \
3422 TCGvTCGv_i32 EA; \
3423 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
3424 gen_exception(ctx, POWERPC_EXCP_FPU); \
3425 return; \
3426 } \
3427 gen_set_access_type(ctx, ACCESS_FLOAT); \
3428 EA = tcg_temp_new()tcg_temp_new_i32(); \
3429 gen_addr_imm_index(ctx, EA, 0); \
3430 gen_qemu_##stop(ctx, cpu_fpr[rS(ctx->opcode)], EA); \
3431 tcg_temp_freetcg_temp_free_i32(EA); \
3432}
3433
3434#define GEN_STUF(name, stop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameu, }, .oname = "nameu", }, \
3435static void glue(gen_, name##u)gen_name##u(DisasContext *ctx) \
3436{ \
3437 TCGvTCGv_i32 EA; \
3438 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
3439 gen_exception(ctx, POWERPC_EXCP_FPU); \
3440 return; \
3441 } \
3442 if (unlikely(rA(ctx->opcode) == 0)__builtin_expect(!!(rA(ctx->opcode) == 0), 0)) { \
3443 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
3444 return; \
3445 } \
3446 gen_set_access_type(ctx, ACCESS_FLOAT); \
3447 EA = tcg_temp_new()tcg_temp_new_i32(); \
3448 gen_addr_imm_index(ctx, EA, 0); \
3449 gen_qemu_##stop(ctx, cpu_fpr[rS(ctx->opcode)], EA); \
3450 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], EA); \
3451 tcg_temp_freetcg_temp_free_i32(EA); \
3452}
3453
3454#define GEN_STUXF(name, stop, opc, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameux, }, .oname = "nameux", }, \
3455static void glue(gen_, name##ux)gen_name##ux(DisasContext *ctx) \
3456{ \
3457 TCGvTCGv_i32 EA; \
3458 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
3459 gen_exception(ctx, POWERPC_EXCP_FPU); \
3460 return; \
3461 } \
3462 if (unlikely(rA(ctx->opcode) == 0)__builtin_expect(!!(rA(ctx->opcode) == 0), 0)) { \
3463 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL); \
3464 return; \
3465 } \
3466 gen_set_access_type(ctx, ACCESS_FLOAT); \
3467 EA = tcg_temp_new()tcg_temp_new_i32(); \
3468 gen_addr_reg_index(ctx, EA); \
3469 gen_qemu_##stop(ctx, cpu_fpr[rS(ctx->opcode)], EA); \
3470 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], EA); \
3471 tcg_temp_freetcg_temp_free_i32(EA); \
3472}
3473
3474#define GEN_STXF(name, stop, opc2, opc3, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_namex, }, .oname = "namex", }, \
3475static void glue(gen_, name##x)gen_name##x(DisasContext *ctx) \
3476{ \
3477 TCGvTCGv_i32 EA; \
3478 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) { \
3479 gen_exception(ctx, POWERPC_EXCP_FPU); \
3480 return; \
3481 } \
3482 gen_set_access_type(ctx, ACCESS_FLOAT); \
3483 EA = tcg_temp_new()tcg_temp_new_i32(); \
3484 gen_addr_reg_index(ctx, EA); \
3485 gen_qemu_##stop(ctx, cpu_fpr[rS(ctx->opcode)], EA); \
3486 tcg_temp_freetcg_temp_free_i32(EA); \
3487}
3488
3489#define GEN_STFS(name, stop, op, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, { .opc1 = op
| 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .handler
= &gen_nameu, }, .oname = "nameu", }, { .opc1 = 0x1F, .opc2
= 0x17, .opc3 = op | 0x01, .pad = { 0, }, .handler = { .inval1
= 0x00000001, .type = type, .type2 = PPC_NONE, .handler = &
gen_nameux, }, .oname = "nameux", }, { .opc1 = 0x1F, .opc2 = 0x17
, .opc3 = op | 0x00, .pad = { 0, }, .handler = { .inval1 = 0x00000001
, .type = type, .type2 = PPC_NONE, .handler = &gen_namex,
}, .oname = "namex", }, \{ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
3490GEN_STF(name, stop, op | 0x20, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },; \{ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", },
3491GEN_STUF(name, stop, op | 0x21, type){ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", },; \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },
3492GEN_STUXF(name, stop, op | 0x01, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },; \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
3493GEN_STXF(name, stop, 0x17, op | 0x00, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
3494
3495static inline void gen_qemu_st32fs(DisasContext *ctx, TCGv_i64 arg1, TCGvTCGv_i32 arg2)
3496{
3497 TCGv_i32 t0 = tcg_temp_new_i32();
3498 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
3499 gen_helper_float64_to_float32(t0, cpu_env, arg1);
3500 tcg_gen_extu_i32_tltcg_gen_mov_i32(t1, t0);
3501 tcg_temp_free_i32(t0);
3502 gen_qemu_st32(ctx, t1, arg2);
3503 tcg_temp_freetcg_temp_free_i32(t1);
3504}
3505
3506/* stfd stfdu stfdux stfdx */
3507GEN_STFS(stfd, st64, 0x16, PPC_FLOAT){ .opc1 = 0x16 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_stfd, }, .oname = "stfd", },
{ .opc1 = 0x16 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_stfdu, }, .oname = "stfdu", }
, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x16 | 0x01, .pad = {
0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .
type2 = PPC_NONE, .handler = &gen_stfdux, }, .oname = "stfdux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x16 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT
, .type2 = PPC_NONE, .handler = &gen_stfdx, }, .oname = "stfdx"
, },;
3508/* stfs stfsu stfsux stfsx */
3509GEN_STFS(stfs, st32fs, 0x14, PPC_FLOAT){ .opc1 = 0x14 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_stfs, }, .oname = "stfs", },
{ .opc1 = 0x14 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_stfsu, }, .oname = "stfsu", }
, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x14 | 0x01, .pad = {
0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .
type2 = PPC_NONE, .handler = &gen_stfsux, }, .oname = "stfsux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x14 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT
, .type2 = PPC_NONE, .handler = &gen_stfsx, }, .oname = "stfsx"
, },;
3510
3511/* stfdp */
3512static void gen_stfdp(DisasContext *ctx)
3513{
3514 TCGvTCGv_i32 EA;
3515 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
3516 gen_exception(ctx, POWERPC_EXCP_FPU);
3517 return;
3518 }
3519 gen_set_access_type(ctx, ACCESS_FLOAT);
3520 EA = tcg_temp_new()tcg_temp_new_i32();
3521 gen_addr_imm_index(ctx, EA, 0); \
3522 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
3523 gen_qemu_st64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
3524 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8);
3525 gen_qemu_st64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
3526 } else {
3527 gen_qemu_st64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
3528 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8);
3529 gen_qemu_st64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
3530 }
3531 tcg_temp_freetcg_temp_free_i32(EA);
3532}
3533
3534/* stfdpx */
3535static void gen_stfdpx(DisasContext *ctx)
3536{
3537 TCGvTCGv_i32 EA;
3538 if (unlikely(!ctx->fpu_enabled)__builtin_expect(!!(!ctx->fpu_enabled), 0)) {
3539 gen_exception(ctx, POWERPC_EXCP_FPU);
3540 return;
3541 }
3542 gen_set_access_type(ctx, ACCESS_FLOAT);
3543 EA = tcg_temp_new()tcg_temp_new_i32();
3544 gen_addr_reg_index(ctx, EA);
3545 if (unlikely(ctx->le_mode)__builtin_expect(!!(ctx->le_mode), 0)) {
3546 gen_qemu_st64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
3547 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8);
3548 gen_qemu_st64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
3549 } else {
3550 gen_qemu_st64(ctx, cpu_fpr[rD(ctx->opcode)], EA);
3551 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8);
3552 gen_qemu_st64(ctx, cpu_fpr[rD(ctx->opcode) + 1], EA);
3553 }
3554 tcg_temp_freetcg_temp_free_i32(EA);
3555}
3556
3557/* Optional: */
3558static inline void gen_qemu_st32fiw(DisasContext *ctx, TCGv_i64 arg1, TCGvTCGv_i32 arg2)
3559{
3560 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
3561 tcg_gen_trunc_i64_tltcg_gen_trunc_i64_i32(t0, arg1),
3562 gen_qemu_st32(ctx, t0, arg2);
3563 tcg_temp_freetcg_temp_free_i32(t0);
3564}
3565/* stfiwx */
3566GEN_STXF(stfiw, st32fiw, 0x17, 0x1E, PPC_FLOAT_STFIWX){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_FLOAT_STFIWX, .type2 =
PPC_NONE, .handler = &gen_stfiwx, }, .oname = "stfiwx", }
,;
3567
3568static inline void gen_update_cfar(DisasContext *ctx, target_ulong nip)
3569{
3570#if defined(TARGET_PPC64)
3571 if (ctx->has_cfar)
3572 tcg_gen_movi_tltcg_gen_movi_i32(cpu_cfar, nip);
3573#endif
3574}
3575
3576/*** Branch ***/
3577static inline void gen_goto_tb(DisasContext *ctx, int n, target_ulong dest)
3578{
3579 TranslationBlock *tb;
3580 tb = ctx->tb;
3581 if (NARROW_MODE(ctx)0) {
3582 dest = (uint32_t) dest;
3583 }
3584 if ((tb->pc & TARGET_PAGE_MASK~((1 << 10) - 1)) == (dest & TARGET_PAGE_MASK~((1 << 10) - 1)) &&
3585 likely(!ctx->singlestep_enabled)__builtin_expect(!!(!ctx->singlestep_enabled), 1)) {
3586 tcg_gen_goto_tb(n);
3587 tcg_gen_movi_tltcg_gen_movi_i32(cpu_nip, dest & ~3);
3588 tcg_gen_exit_tb((uintptr_t)tb + n);
3589 } else {
3590 tcg_gen_movi_tltcg_gen_movi_i32(cpu_nip, dest & ~3);
3591 if (unlikely(ctx->singlestep_enabled)__builtin_expect(!!(ctx->singlestep_enabled), 0)) {
3592 if ((ctx->singlestep_enabled &
3593 (CPU_BRANCH_STEP0x2 | CPU_SINGLE_STEP0x1)) &&
3594 (ctx->exception == POWERPC_EXCP_BRANCH ||
3595 ctx->exception == POWERPC_EXCP_TRACE)) {
3596 target_ulong tmp = ctx->nip;
3597 ctx->nip = dest;
3598 gen_exception(ctx, POWERPC_EXCP_TRACE);
3599 ctx->nip = tmp;
3600 }
3601 if (ctx->singlestep_enabled & GDBSTUB_SINGLE_STEP0x4) {
3602 gen_debug_exception(ctx);
3603 }
3604 }
3605 tcg_gen_exit_tb(0);
3606 }
3607}
3608
3609static inline void gen_setlr(DisasContext *ctx, target_ulong nip)
3610{
3611 if (NARROW_MODE(ctx)0) {
3612 nip = (uint32_t)nip;
3613 }
3614 tcg_gen_movi_tltcg_gen_movi_i32(cpu_lr, nip);
3615}
3616
3617/* b ba bl bla */
3618static void gen_b(DisasContext *ctx)
3619{
3620 target_ulong li, target;
3621
3622 ctx->exception = POWERPC_EXCP_BRANCH;
3623 /* sign extend LI */
3624 li = LI(ctx->opcode);
3625 li = (li ^ 0x02000000) - 0x02000000;
3626 if (likely(AA(ctx->opcode) == 0)__builtin_expect(!!(AA(ctx->opcode) == 0), 1)) {
3627 target = ctx->nip + li - 4;
3628 } else {
3629 target = li;
3630 }
3631 if (LK(ctx->opcode)) {
3632 gen_setlr(ctx, ctx->nip);
3633 }
3634 gen_update_cfar(ctx, ctx->nip);
3635 gen_goto_tb(ctx, 0, target);
3636}
3637
3638#define BCOND_IM0 0
3639#define BCOND_LR1 1
3640#define BCOND_CTR2 2
3641
3642static inline void gen_bcond(DisasContext *ctx, int type)
3643{
3644 uint32_t bo = BO(ctx->opcode);
3645 int l1;
3646 TCGvTCGv_i32 target;
3647
3648 ctx->exception = POWERPC_EXCP_BRANCH;
3649 if (type == BCOND_LR1 || type == BCOND_CTR2) {
3650 target = tcg_temp_local_new()tcg_temp_local_new_i32();
3651 if (type == BCOND_CTR2)
3652 tcg_gen_mov_tltcg_gen_mov_i32(target, cpu_ctr);
3653 else
3654 tcg_gen_mov_tltcg_gen_mov_i32(target, cpu_lr);
3655 } else {
3656 TCGV_UNUSED(target)target = __extension__ ({ TCGv_i32 make_tcgv_tmp = {-1}; make_tcgv_tmp
;});
3657 }
3658 if (LK(ctx->opcode))
3659 gen_setlr(ctx, ctx->nip);
3660 l1 = gen_new_label();
3661 if ((bo & 0x4) == 0) {
3662 /* Decrement and test CTR */
3663 TCGvTCGv_i32 temp = tcg_temp_new()tcg_temp_new_i32();
3664 if (unlikely(type == BCOND_CTR)__builtin_expect(!!(type == 2), 0)) {
3665 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
3666 return;
3667 }
3668 tcg_gen_subi_tltcg_gen_subi_i32(cpu_ctr, cpu_ctr, 1);
3669 if (NARROW_MODE(ctx)0) {
3670 tcg_gen_ext32u_tltcg_gen_mov_i32(temp, cpu_ctr);
3671 } else {
3672 tcg_gen_mov_tltcg_gen_mov_i32(temp, cpu_ctr);
3673 }
3674 if (bo & 0x2) {
3675 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_NE, temp, 0, l1);
3676 } else {
3677 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_EQ, temp, 0, l1);
3678 }
3679 tcg_temp_freetcg_temp_free_i32(temp);
3680 }
3681 if ((bo & 0x10) == 0) {
3682 /* Test CR */
3683 uint32_t bi = BI(ctx->opcode);
3684 uint32_t mask = 1 << (3 - (bi & 0x03));
3685 TCGv_i32 temp = tcg_temp_new_i32();
3686
3687 if (bo & 0x8) {
3688 tcg_gen_andi_i32(temp, cpu_crf[bi >> 2], mask);
3689 tcg_gen_brcondi_i32(TCG_COND_EQ, temp, 0, l1);
3690 } else {
3691 tcg_gen_andi_i32(temp, cpu_crf[bi >> 2], mask);
3692 tcg_gen_brcondi_i32(TCG_COND_NE, temp, 0, l1);
3693 }
3694 tcg_temp_free_i32(temp);
3695 }
3696 gen_update_cfar(ctx, ctx->nip);
3697 if (type == BCOND_IM0) {
3698 target_ulong li = (target_long)((int16_t)(BD(ctx->opcode)));
3699 if (likely(AA(ctx->opcode) == 0)__builtin_expect(!!(AA(ctx->opcode) == 0), 1)) {
3700 gen_goto_tb(ctx, 0, ctx->nip + li - 4);
3701 } else {
3702 gen_goto_tb(ctx, 0, li);
3703 }
3704 gen_set_label(l1);
3705 gen_goto_tb(ctx, 1, ctx->nip);
3706 } else {
3707 if (NARROW_MODE(ctx)0) {
3708 tcg_gen_andi_tltcg_gen_andi_i32(cpu_nip, target, (uint32_t)~3);
3709 } else {
3710 tcg_gen_andi_tltcg_gen_andi_i32(cpu_nip, target, ~3);
3711 }
3712 tcg_gen_exit_tb(0);
3713 gen_set_label(l1);
3714 gen_update_nip(ctx, ctx->nip);
3715 tcg_gen_exit_tb(0);
3716 }
3717}
3718
3719static void gen_bc(DisasContext *ctx)
3720{
3721 gen_bcond(ctx, BCOND_IM0);
3722}
3723
3724static void gen_bcctr(DisasContext *ctx)
3725{
3726 gen_bcond(ctx, BCOND_CTR2);
3727}
3728
3729static void gen_bclr(DisasContext *ctx)
3730{
3731 gen_bcond(ctx, BCOND_LR1);
3732}
3733
3734/*** Condition register logical ***/
3735#define GEN_CRLOGIC(name, tcg_op, opc){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
3736static void glue(gen_, name)gen_name(DisasContext *ctx) \
3737{ \
3738 uint8_t bitmask; \
3739 int sh; \
3740 TCGv_i32 t0, t1; \
3741 sh = (crbD(ctx->opcode) & 0x03) - (crbA(ctx->opcode) & 0x03); \
3742 t0 = tcg_temp_new_i32(); \
3743 if (sh > 0) \
3744 tcg_gen_shri_i32(t0, cpu_crf[crbA(ctx->opcode) >> 2], sh); \
3745 else if (sh < 0) \
3746 tcg_gen_shli_i32(t0, cpu_crf[crbA(ctx->opcode) >> 2], -sh); \
3747 else \
3748 tcg_gen_mov_i32(t0, cpu_crf[crbA(ctx->opcode) >> 2]); \
3749 t1 = tcg_temp_new_i32(); \
3750 sh = (crbD(ctx->opcode) & 0x03) - (crbB(ctx->opcode) & 0x03); \
3751 if (sh > 0) \
3752 tcg_gen_shri_i32(t1, cpu_crf[crbB(ctx->opcode) >> 2], sh); \
3753 else if (sh < 0) \
3754 tcg_gen_shli_i32(t1, cpu_crf[crbB(ctx->opcode) >> 2], -sh); \
3755 else \
3756 tcg_gen_mov_i32(t1, cpu_crf[crbB(ctx->opcode) >> 2]); \
3757 tcg_op(t0, t0, t1); \
3758 bitmask = 1 << (3 - (crbD(ctx->opcode) & 0x03)); \
3759 tcg_gen_andi_i32(t0, t0, bitmask); \
3760 tcg_gen_andi_i32(t1, cpu_crf[crbD(ctx->opcode) >> 2], ~bitmask); \
3761 tcg_gen_or_i32(cpu_crf[crbD(ctx->opcode) >> 2], t0, t1); \
3762 tcg_temp_free_i32(t0); \
3763 tcg_temp_free_i32(t1); \
3764}
3765
3766/* crand */
3767GEN_CRLOGIC(crand, tcg_gen_and_i32, 0x08){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crand, }, .oname = "crand", };
3768/* crandc */
3769GEN_CRLOGIC(crandc, tcg_gen_andc_i32, 0x04){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crandc, }, .oname = "crandc", };
3770/* creqv */
3771GEN_CRLOGIC(creqv, tcg_gen_eqv_i32, 0x09){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x09, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_creqv, }, .oname = "creqv", };
3772/* crnand */
3773GEN_CRLOGIC(crnand, tcg_gen_nand_i32, 0x07){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crnand, }, .oname = "crnand", };
3774/* crnor */
3775GEN_CRLOGIC(crnor, tcg_gen_nor_i32, 0x01){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crnor, }, .oname = "crnor", };
3776/* cror */
3777GEN_CRLOGIC(cror, tcg_gen_or_i32, 0x0E){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_cror, }, .oname = "cror", };
3778/* crorc */
3779GEN_CRLOGIC(crorc, tcg_gen_orc_i32, 0x0D){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crorc, }, .oname = "crorc", };
3780/* crxor */
3781GEN_CRLOGIC(crxor, tcg_gen_xor_i32, 0x06){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crxor, }, .oname = "crxor", };
3782
3783/* mcrf */
3784static void gen_mcrf(DisasContext *ctx)
3785{
3786 tcg_gen_mov_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfS(ctx->opcode)]);
3787}
3788
3789/*** System linkage ***/
3790
3791/* rfi (mem_idx only) */
3792static void gen_rfi(DisasContext *ctx)
3793{
3794#if defined(CONFIG_USER_ONLY)
3795 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
3796#else
3797 /* Restore CPU state */
3798 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
3799 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
3800 return;
3801 }
3802 gen_update_cfar(ctx, ctx->nip);
3803 gen_helper_rfi(cpu_env);
3804 gen_sync_exception(ctx);
3805#endif
3806}
3807
3808#if defined(TARGET_PPC64)
3809static void gen_rfid(DisasContext *ctx)
3810{
3811#if defined(CONFIG_USER_ONLY)
3812 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
3813#else
3814 /* Restore CPU state */
3815 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
3816 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
3817 return;
3818 }
3819 gen_update_cfar(ctx, ctx->nip);
3820 gen_helper_rfid(cpu_env);
3821 gen_sync_exception(ctx);
3822#endif
3823}
3824
3825static void gen_hrfid(DisasContext *ctx)
3826{
3827#if defined(CONFIG_USER_ONLY)
3828 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
3829#else
3830 /* Restore CPU state */
3831 if (unlikely(ctx->mem_idx <= 1)__builtin_expect(!!(ctx->mem_idx <= 1), 0)) {
3832 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
3833 return;
3834 }
3835 gen_helper_hrfid(cpu_env);
3836 gen_sync_exception(ctx);
3837#endif
3838}
3839#endif
3840
3841/* sc */
3842#if defined(CONFIG_USER_ONLY)
3843#define POWERPC_SYSCALLPOWERPC_EXCP_SYSCALL POWERPC_EXCP_SYSCALL_USER
3844#else
3845#define POWERPC_SYSCALLPOWERPC_EXCP_SYSCALL POWERPC_EXCP_SYSCALL
3846#endif
3847static void gen_sc(DisasContext *ctx)
3848{
3849 uint32_t lev;
3850
3851 lev = (ctx->opcode >> 5) & 0x7F;
3852 gen_exception_err(ctx, POWERPC_SYSCALLPOWERPC_EXCP_SYSCALL, lev);
3853}
3854
3855/*** Trap ***/
3856
3857/* tw */
3858static void gen_tw(DisasContext *ctx)
3859{
3860 TCGv_i32 t0 = tcg_const_i32(TO(ctx->opcode));
3861 /* Update the nip since this might generate a trap exception */
3862 gen_update_nip(ctx, ctx->nip);
3863 gen_helper_tw(cpu_env, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)],
3864 t0);
3865 tcg_temp_free_i32(t0);
3866}
3867
3868/* twi */
3869static void gen_twi(DisasContext *ctx)
3870{
3871 TCGvTCGv_i32 t0 = tcg_const_tltcg_const_i32(SIMM(ctx->opcode));
3872 TCGv_i32 t1 = tcg_const_i32(TO(ctx->opcode));
3873 /* Update the nip since this might generate a trap exception */
3874 gen_update_nip(ctx, ctx->nip);
3875 gen_helper_tw(cpu_env, cpu_gpr[rA(ctx->opcode)], t0, t1);
3876 tcg_temp_freetcg_temp_free_i32(t0);
3877 tcg_temp_free_i32(t1);
3878}
3879
3880#if defined(TARGET_PPC64)
3881/* td */
3882static void gen_td(DisasContext *ctx)
3883{
3884 TCGv_i32 t0 = tcg_const_i32(TO(ctx->opcode));
3885 /* Update the nip since this might generate a trap exception */
3886 gen_update_nip(ctx, ctx->nip);
3887 gen_helper_td(cpu_env, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)],
3888 t0);
3889 tcg_temp_free_i32(t0);
3890}
3891
3892/* tdi */
3893static void gen_tdi(DisasContext *ctx)
3894{
3895 TCGvTCGv_i32 t0 = tcg_const_tltcg_const_i32(SIMM(ctx->opcode));
3896 TCGv_i32 t1 = tcg_const_i32(TO(ctx->opcode));
3897 /* Update the nip since this might generate a trap exception */
3898 gen_update_nip(ctx, ctx->nip);
3899 gen_helper_td(cpu_env, cpu_gpr[rA(ctx->opcode)], t0, t1);
3900 tcg_temp_freetcg_temp_free_i32(t0);
3901 tcg_temp_free_i32(t1);
3902}
3903#endif
3904
3905/*** Processor control ***/
3906
3907static void gen_read_xer(TCGvTCGv_i32 dst)
3908{
3909 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
3910 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
3911 TCGvTCGv_i32 t2 = tcg_temp_new()tcg_temp_new_i32();
3912 tcg_gen_mov_tltcg_gen_mov_i32(dst, cpu_xer);
3913 tcg_gen_shli_tltcg_gen_shli_i32(t0, cpu_so, XER_SO31);
3914 tcg_gen_shli_tltcg_gen_shli_i32(t1, cpu_ov, XER_OV30);
3915 tcg_gen_shli_tltcg_gen_shli_i32(t2, cpu_ca, XER_CA29);
3916 tcg_gen_or_tltcg_gen_or_i32(t0, t0, t1);
3917 tcg_gen_or_tltcg_gen_or_i32(dst, dst, t2);
3918 tcg_gen_or_tltcg_gen_or_i32(dst, dst, t0);
3919 tcg_temp_freetcg_temp_free_i32(t0);
3920 tcg_temp_freetcg_temp_free_i32(t1);
3921 tcg_temp_freetcg_temp_free_i32(t2);
3922}
3923
3924static void gen_write_xer(TCGvTCGv_i32 src)
3925{
3926 tcg_gen_andi_tltcg_gen_andi_i32(cpu_xer, src,
3927 ~((1u << XER_SO31) | (1u << XER_OV30) | (1u << XER_CA29)));
3928 tcg_gen_shri_tltcg_gen_shri_i32(cpu_so, src, XER_SO31);
3929 tcg_gen_shri_tltcg_gen_shri_i32(cpu_ov, src, XER_OV30);
3930 tcg_gen_shri_tltcg_gen_shri_i32(cpu_ca, src, XER_CA29);
3931 tcg_gen_andi_tltcg_gen_andi_i32(cpu_so, cpu_so, 1);
3932 tcg_gen_andi_tltcg_gen_andi_i32(cpu_ov, cpu_ov, 1);
3933 tcg_gen_andi_tltcg_gen_andi_i32(cpu_ca, cpu_ca, 1);
3934}
3935
3936/* mcrxr */
3937static void gen_mcrxr(DisasContext *ctx)
3938{
3939 TCGv_i32 t0 = tcg_temp_new_i32();
3940 TCGv_i32 t1 = tcg_temp_new_i32();
3941 TCGv_i32 dst = cpu_crf[crfD(ctx->opcode)];
3942
3943 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t0, cpu_so);
3944 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, cpu_ov);
3945 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(dst, cpu_ca);
3946 tcg_gen_shri_i32(t0, t0, 2);
3947 tcg_gen_shri_i32(t1, t1, 1);
3948 tcg_gen_or_i32(dst, dst, t0);
3949 tcg_gen_or_i32(dst, dst, t1);
3950 tcg_temp_free_i32(t0);
3951 tcg_temp_free_i32(t1);
3952
3953 tcg_gen_movi_tltcg_gen_movi_i32(cpu_so, 0);
3954 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 0);
3955 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ca, 0);
3956}
3957
3958/* mfcr mfocrf */
3959static void gen_mfcr(DisasContext *ctx)
3960{
3961 uint32_t crm, crn;
3962
3963 if (likely(ctx->opcode & 0x00100000)__builtin_expect(!!(ctx->opcode & 0x00100000), 1)) {
3964 crm = CRM(ctx->opcode);
3965 if (likely(crm && ((crm & (crm - 1)) == 0))__builtin_expect(!!(crm && ((crm & (crm - 1)) == 0
)), 1)) {
3966 crn = ctz32 (crm);
3967 tcg_gen_extu_i32_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_crf[7 - crn]);
3968 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)],
3969 cpu_gpr[rD(ctx->opcode)], crn * 4);
3970 }
3971 } else {
3972 TCGv_i32 t0 = tcg_temp_new_i32();
3973 tcg_gen_mov_i32(t0, cpu_crf[0]);
3974 tcg_gen_shli_i32(t0, t0, 4);
3975 tcg_gen_or_i32(t0, t0, cpu_crf[1]);
3976 tcg_gen_shli_i32(t0, t0, 4);
3977 tcg_gen_or_i32(t0, t0, cpu_crf[2]);
3978 tcg_gen_shli_i32(t0, t0, 4);
3979 tcg_gen_or_i32(t0, t0, cpu_crf[3]);
3980 tcg_gen_shli_i32(t0, t0, 4);
3981 tcg_gen_or_i32(t0, t0, cpu_crf[4]);
3982 tcg_gen_shli_i32(t0, t0, 4);
3983 tcg_gen_or_i32(t0, t0, cpu_crf[5]);
3984 tcg_gen_shli_i32(t0, t0, 4);
3985 tcg_gen_or_i32(t0, t0, cpu_crf[6]);
3986 tcg_gen_shli_i32(t0, t0, 4);
3987 tcg_gen_or_i32(t0, t0, cpu_crf[7]);
3988 tcg_gen_extu_i32_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], t0);
3989 tcg_temp_free_i32(t0);
3990 }
3991}
3992
3993/* mfmsr */
3994static void gen_mfmsr(DisasContext *ctx)
3995{
3996#if defined(CONFIG_USER_ONLY)
3997 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
3998#else
3999 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4000 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4001 return;
4002 }
4003 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_msr);
4004#endif
4005}
4006
4007static void spr_noaccess(void *opaque, int gprn, int sprn)
4008{
4009#if 0
4010 sprn = ((sprn >> 5) & 0x1F) | ((sprn & 0x1F) << 5);
4011 printf("ERROR: try to access SPR %d !\n", sprn);
4012#endif
4013}
4014#define SPR_NOACCESS(&spr_noaccess) (&spr_noaccess)
4015
4016/* mfspr */
4017static inline void gen_op_mfspr(DisasContext *ctx)
4018{
4019 void (*read_cb)(void *opaque, int gprn, int sprn);
4020 uint32_t sprn = SPR(ctx->opcode);
4021
4022#if !defined(CONFIG_USER_ONLY)
4023 if (ctx->mem_idx == 2)
4024 read_cb = ctx->spr_cb[sprn].hea_read;
4025 else if (ctx->mem_idx)
4026 read_cb = ctx->spr_cb[sprn].oea_read;
4027 else
4028#endif
4029 read_cb = ctx->spr_cb[sprn].uea_read;
4030 if (likely(read_cb != NULL)__builtin_expect(!!(read_cb != ((void*)0)), 1)) {
4031 if (likely(read_cb != SPR_NOACCESS)__builtin_expect(!!(read_cb != (&spr_noaccess)), 1)) {
4032 (*read_cb)(ctx, rD(ctx->opcode), sprn);
4033 } else {
4034 /* Privilege exception */
4035 /* This is a hack to avoid warnings when running Linux:
4036 * this OS breaks the PowerPC virtualisation model,
4037 * allowing userland application to read the PVR
4038 */
4039 if (sprn != SPR_PVR(0x11F)) {
4040 qemu_log("Trying to read privileged spr %d (0x%03x) at "
4041 TARGET_FMT_lx"%08x" "\n", sprn, sprn, ctx->nip - 4);
4042 printf("Trying to read privileged spr %d (0x%03x) at "
4043 TARGET_FMT_lx"%08x" "\n", sprn, sprn, ctx->nip - 4);
4044 }
4045 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4046 }
4047 } else {
4048 /* Not defined */
4049 qemu_log("Trying to read invalid spr %d (0x%03x) at "
4050 TARGET_FMT_lx"%08x" "\n", sprn, sprn, ctx->nip - 4);
4051 printf("Trying to read invalid spr %d (0x%03x) at "
4052 TARGET_FMT_lx"%08x" "\n", sprn, sprn, ctx->nip - 4);
4053 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_SPR);
4054 }
4055}
4056
4057static void gen_mfspr(DisasContext *ctx)
4058{
4059 gen_op_mfspr(ctx);
4060}
4061
4062/* mftb */
4063static void gen_mftb(DisasContext *ctx)
4064{
4065 gen_op_mfspr(ctx);
4066}
4067
4068/* mtcrf mtocrf*/
4069static void gen_mtcrf(DisasContext *ctx)
4070{
4071 uint32_t crm, crn;
4072
4073 crm = CRM(ctx->opcode);
4074 if (likely((ctx->opcode & 0x00100000))__builtin_expect(!!((ctx->opcode & 0x00100000)), 1)) {
4075 if (crm && ((crm & (crm - 1)) == 0)) {
4076 TCGv_i32 temp = tcg_temp_new_i32();
4077 crn = ctz32 (crm);
4078 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(temp, cpu_gpr[rS(ctx->opcode)]);
4079 tcg_gen_shri_i32(temp, temp, crn * 4);
4080 tcg_gen_andi_i32(cpu_crf[7 - crn], temp, 0xf);
4081 tcg_temp_free_i32(temp);
4082 }
4083 } else {
4084 TCGv_i32 temp = tcg_temp_new_i32();
4085 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(temp, cpu_gpr[rS(ctx->opcode)]);
4086 for (crn = 0 ; crn < 8 ; crn++) {
4087 if (crm & (1 << crn)) {
4088 tcg_gen_shri_i32(cpu_crf[7 - crn], temp, crn * 4);
4089 tcg_gen_andi_i32(cpu_crf[7 - crn], cpu_crf[7 - crn], 0xf);
4090 }
4091 }
4092 tcg_temp_free_i32(temp);
4093 }
4094}
4095
4096/* mtmsr */
4097#if defined(TARGET_PPC64)
4098static void gen_mtmsrd(DisasContext *ctx)
4099{
4100#if defined(CONFIG_USER_ONLY)
4101 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4102#else
4103 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4104 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4105 return;
4106 }
4107 if (ctx->opcode & 0x00010000) {
4108 /* Special form that does not need any synchronisation */
4109 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
4110 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rS(ctx->opcode)], (1 << MSR_RI1) | (1 << MSR_EE15));
4111 tcg_gen_andi_tltcg_gen_andi_i32(cpu_msr, cpu_msr, ~((1 << MSR_RI1) | (1 << MSR_EE15)));
4112 tcg_gen_or_tltcg_gen_or_i32(cpu_msr, cpu_msr, t0);
4113 tcg_temp_freetcg_temp_free_i32(t0);
4114 } else {
4115 /* XXX: we need to update nip before the store
4116 * if we enter power saving mode, we will exit the loop
4117 * directly from ppc_store_msr
4118 */
4119 gen_update_nip(ctx, ctx->nip);
4120 gen_helper_store_msr(cpu_env, cpu_gpr[rS(ctx->opcode)]);
4121 /* Must stop the translation as machine state (may have) changed */
4122 /* Note that mtmsr is not always defined as context-synchronizing */
4123 gen_stop_exception(ctx);
4124 }
4125#endif
4126}
4127#endif
4128
4129static void gen_mtmsr(DisasContext *ctx)
4130{
4131#if defined(CONFIG_USER_ONLY)
4132 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4133#else
4134 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4135 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4136 return;
4137 }
4138 if (ctx->opcode & 0x00010000) {
4139 /* Special form that does not need any synchronisation */
4140 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
4141 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rS(ctx->opcode)], (1 << MSR_RI1) | (1 << MSR_EE15));
4142 tcg_gen_andi_tltcg_gen_andi_i32(cpu_msr, cpu_msr, ~((1 << MSR_RI1) | (1 << MSR_EE15)));
4143 tcg_gen_or_tltcg_gen_or_i32(cpu_msr, cpu_msr, t0);
4144 tcg_temp_freetcg_temp_free_i32(t0);
4145 } else {
4146 TCGvTCGv_i32 msr = tcg_temp_new()tcg_temp_new_i32();
4147
4148 /* XXX: we need to update nip before the store
4149 * if we enter power saving mode, we will exit the loop
4150 * directly from ppc_store_msr
4151 */
4152 gen_update_nip(ctx, ctx->nip);
4153#if defined(TARGET_PPC64)
4154 tcg_gen_deposit_tltcg_gen_deposit_i32(msr, cpu_msr, cpu_gpr[rS(ctx->opcode)], 0, 32);
4155#else
4156 tcg_gen_mov_tltcg_gen_mov_i32(msr, cpu_gpr[rS(ctx->opcode)]);
4157#endif
4158 gen_helper_store_msr(cpu_env, msr);
4159 /* Must stop the translation as machine state (may have) changed */
4160 /* Note that mtmsr is not always defined as context-synchronizing */
4161 gen_stop_exception(ctx);
4162 }
4163#endif
4164}
4165
4166/* mtspr */
4167static void gen_mtspr(DisasContext *ctx)
4168{
4169 void (*write_cb)(void *opaque, int sprn, int gprn);
4170 uint32_t sprn = SPR(ctx->opcode);
4171
4172#if !defined(CONFIG_USER_ONLY)
4173 if (ctx->mem_idx == 2)
4174 write_cb = ctx->spr_cb[sprn].hea_write;
4175 else if (ctx->mem_idx)
4176 write_cb = ctx->spr_cb[sprn].oea_write;
4177 else
4178#endif
4179 write_cb = ctx->spr_cb[sprn].uea_write;
4180 if (likely(write_cb != NULL)__builtin_expect(!!(write_cb != ((void*)0)), 1)) {
4181 if (likely(write_cb != SPR_NOACCESS)__builtin_expect(!!(write_cb != (&spr_noaccess)), 1)) {
4182 (*write_cb)(ctx, sprn, rS(ctx->opcode));
4183 } else {
4184 /* Privilege exception */
4185 qemu_log("Trying to write privileged spr %d (0x%03x) at "
4186 TARGET_FMT_lx"%08x" "\n", sprn, sprn, ctx->nip - 4);
4187 printf("Trying to write privileged spr %d (0x%03x) at "
4188 TARGET_FMT_lx"%08x" "\n", sprn, sprn, ctx->nip - 4);
4189 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4190 }
4191 } else {
4192 /* Not defined */
4193 qemu_log("Trying to write invalid spr %d (0x%03x) at "
4194 TARGET_FMT_lx"%08x" "\n", sprn, sprn, ctx->nip - 4);
4195 printf("Trying to write invalid spr %d (0x%03x) at "
4196 TARGET_FMT_lx"%08x" "\n", sprn, sprn, ctx->nip - 4);
4197 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_SPR);
4198 }
4199}
4200
4201/*** Cache management ***/
4202
4203/* dcbf */
4204static void gen_dcbf(DisasContext *ctx)
4205{
4206 /* XXX: specification says this is treated as a load by the MMU */
4207 TCGvTCGv_i32 t0;
4208 gen_set_access_type(ctx, ACCESS_CACHE);
4209 t0 = tcg_temp_new()tcg_temp_new_i32();
4210 gen_addr_reg_index(ctx, t0);
4211 gen_qemu_ld8u(ctx, t0, t0);
4212 tcg_temp_freetcg_temp_free_i32(t0);
4213}
4214
4215/* dcbi (Supervisor only) */
4216static void gen_dcbi(DisasContext *ctx)
4217{
4218#if defined(CONFIG_USER_ONLY)
4219 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4220#else
4221 TCGvTCGv_i32 EA, val;
4222 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4223 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4224 return;
4225 }
4226 EA = tcg_temp_new()tcg_temp_new_i32();
4227 gen_set_access_type(ctx, ACCESS_CACHE);
4228 gen_addr_reg_index(ctx, EA);
4229 val = tcg_temp_new()tcg_temp_new_i32();
4230 /* XXX: specification says this should be treated as a store by the MMU */
4231 gen_qemu_ld8u(ctx, val, EA);
4232 gen_qemu_st8(ctx, val, EA);
4233 tcg_temp_freetcg_temp_free_i32(val);
4234 tcg_temp_freetcg_temp_free_i32(EA);
4235#endif
4236}
4237
4238/* dcdst */
4239static void gen_dcbst(DisasContext *ctx)
4240{
4241 /* XXX: specification say this is treated as a load by the MMU */
4242 TCGvTCGv_i32 t0;
4243 gen_set_access_type(ctx, ACCESS_CACHE);
4244 t0 = tcg_temp_new()tcg_temp_new_i32();
4245 gen_addr_reg_index(ctx, t0);
4246 gen_qemu_ld8u(ctx, t0, t0);
4247 tcg_temp_freetcg_temp_free_i32(t0);
4248}
4249
4250/* dcbt */
4251static void gen_dcbt(DisasContext *ctx)
4252{
4253 /* interpreted as no-op */
4254 /* XXX: specification say this is treated as a load by the MMU
4255 * but does not generate any exception
4256 */
4257}
4258
4259/* dcbtst */
4260static void gen_dcbtst(DisasContext *ctx)
4261{
4262 /* interpreted as no-op */
4263 /* XXX: specification say this is treated as a load by the MMU
4264 * but does not generate any exception
4265 */
4266}
4267
4268/* dcbz */
4269static void gen_dcbz(DisasContext *ctx)
4270{
4271 TCGvTCGv_i32 tcgv_addr;
4272 TCGv_i32 tcgv_is_dcbzl;
4273 int is_dcbzl = ctx->opcode & 0x00200000 ? 1 : 0;
4274
4275 gen_set_access_type(ctx, ACCESS_CACHE);
4276 /* NIP cannot be restored if the memory exception comes from an helper */
4277 gen_update_nip(ctx, ctx->nip - 4);
4278 tcgv_addr = tcg_temp_new()tcg_temp_new_i32();
4279 tcgv_is_dcbzl = tcg_const_i32(is_dcbzl);
4280
4281 gen_addr_reg_index(ctx, tcgv_addr);
4282 gen_helper_dcbz(cpu_env, tcgv_addr, tcgv_is_dcbzl);
4283
4284 tcg_temp_freetcg_temp_free_i32(tcgv_addr);
4285 tcg_temp_free_i32(tcgv_is_dcbzl);
4286}
4287
4288/* dst / dstt */
4289static void gen_dst(DisasContext *ctx)
4290{
4291 if (rA(ctx->opcode) == 0) {
4292 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_LSWX);
4293 } else {
4294 /* interpreted as no-op */
4295 }
4296}
4297
4298/* dstst /dststt */
4299static void gen_dstst(DisasContext *ctx)
4300{
4301 if (rA(ctx->opcode) == 0) {
4302 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_LSWX);
4303 } else {
4304 /* interpreted as no-op */
4305 }
4306
4307}
4308
4309/* dss / dssall */
4310static void gen_dss(DisasContext *ctx)
4311{
4312 /* interpreted as no-op */
4313}
4314
4315/* icbi */
4316static void gen_icbi(DisasContext *ctx)
4317{
4318 TCGvTCGv_i32 t0;
4319 gen_set_access_type(ctx, ACCESS_CACHE);
4320 /* NIP cannot be restored if the memory exception comes from an helper */
4321 gen_update_nip(ctx, ctx->nip - 4);
4322 t0 = tcg_temp_new()tcg_temp_new_i32();
4323 gen_addr_reg_index(ctx, t0);
4324 gen_helper_icbi(cpu_env, t0);
4325 tcg_temp_freetcg_temp_free_i32(t0);
4326}
4327
4328/* Optional: */
4329/* dcba */
4330static void gen_dcba(DisasContext *ctx)
4331{
4332 /* interpreted as no-op */
4333 /* XXX: specification say this is treated as a store by the MMU
4334 * but does not generate any exception
4335 */
4336}
4337
4338/*** Segment register manipulation ***/
4339/* Supervisor only: */
4340
4341/* mfsr */
4342static void gen_mfsr(DisasContext *ctx)
4343{
4344#if defined(CONFIG_USER_ONLY)
4345 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4346#else
4347 TCGvTCGv_i32 t0;
4348 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4349 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4350 return;
4351 }
4352 t0 = tcg_const_tltcg_const_i32(SR(ctx->opcode));
4353 gen_helper_load_sr(cpu_gpr[rD(ctx->opcode)], cpu_env, t0);
4354 tcg_temp_freetcg_temp_free_i32(t0);
4355#endif
4356}
4357
4358/* mfsrin */
4359static void gen_mfsrin(DisasContext *ctx)
4360{
4361#if defined(CONFIG_USER_ONLY)
4362 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4363#else
4364 TCGvTCGv_i32 t0;
4365 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4366 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4367 return;
4368 }
4369 t0 = tcg_temp_new()tcg_temp_new_i32();
4370 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rB(ctx->opcode)], 28);
4371 tcg_gen_andi_tltcg_gen_andi_i32(t0, t0, 0xF);
4372 gen_helper_load_sr(cpu_gpr[rD(ctx->opcode)], cpu_env, t0);
4373 tcg_temp_freetcg_temp_free_i32(t0);
4374#endif
4375}
4376
4377/* mtsr */
4378static void gen_mtsr(DisasContext *ctx)
4379{
4380#if defined(CONFIG_USER_ONLY)
4381 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4382#else
4383 TCGvTCGv_i32 t0;
4384 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4385 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4386 return;
4387 }
4388 t0 = tcg_const_tltcg_const_i32(SR(ctx->opcode));
4389 gen_helper_store_sr(cpu_env, t0, cpu_gpr[rS(ctx->opcode)]);
4390 tcg_temp_freetcg_temp_free_i32(t0);
4391#endif
4392}
4393
4394/* mtsrin */
4395static void gen_mtsrin(DisasContext *ctx)
4396{
4397#if defined(CONFIG_USER_ONLY)
4398 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4399#else
4400 TCGvTCGv_i32 t0;
4401 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4402 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4403 return;
4404 }
4405 t0 = tcg_temp_new()tcg_temp_new_i32();
4406 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rB(ctx->opcode)], 28);
4407 tcg_gen_andi_tltcg_gen_andi_i32(t0, t0, 0xF);
4408 gen_helper_store_sr(cpu_env, t0, cpu_gpr[rD(ctx->opcode)]);
4409 tcg_temp_freetcg_temp_free_i32(t0);
4410#endif
4411}
4412
4413#if defined(TARGET_PPC64)
4414/* Specific implementation for PowerPC 64 "bridge" emulation using SLB */
4415
4416/* mfsr */
4417static void gen_mfsr_64b(DisasContext *ctx)
4418{
4419#if defined(CONFIG_USER_ONLY)
4420 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4421#else
4422 TCGvTCGv_i32 t0;
4423 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4424 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4425 return;
4426 }
4427 t0 = tcg_const_tltcg_const_i32(SR(ctx->opcode));
4428 gen_helper_load_sr(cpu_gpr[rD(ctx->opcode)], cpu_env, t0);
4429 tcg_temp_freetcg_temp_free_i32(t0);
4430#endif
4431}
4432
4433/* mfsrin */
4434static void gen_mfsrin_64b(DisasContext *ctx)
4435{
4436#if defined(CONFIG_USER_ONLY)
4437 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4438#else
4439 TCGvTCGv_i32 t0;
4440 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4441 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4442 return;
4443 }
4444 t0 = tcg_temp_new()tcg_temp_new_i32();
4445 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rB(ctx->opcode)], 28);
4446 tcg_gen_andi_tltcg_gen_andi_i32(t0, t0, 0xF);
4447 gen_helper_load_sr(cpu_gpr[rD(ctx->opcode)], cpu_env, t0);
4448 tcg_temp_freetcg_temp_free_i32(t0);
4449#endif
4450}
4451
4452/* mtsr */
4453static void gen_mtsr_64b(DisasContext *ctx)
4454{
4455#if defined(CONFIG_USER_ONLY)
4456 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4457#else
4458 TCGvTCGv_i32 t0;
4459 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4460 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4461 return;
4462 }
4463 t0 = tcg_const_tltcg_const_i32(SR(ctx->opcode));
4464 gen_helper_store_sr(cpu_env, t0, cpu_gpr[rS(ctx->opcode)]);
4465 tcg_temp_freetcg_temp_free_i32(t0);
4466#endif
4467}
4468
4469/* mtsrin */
4470static void gen_mtsrin_64b(DisasContext *ctx)
4471{
4472#if defined(CONFIG_USER_ONLY)
4473 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4474#else
4475 TCGvTCGv_i32 t0;
4476 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4477 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4478 return;
4479 }
4480 t0 = tcg_temp_new()tcg_temp_new_i32();
4481 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rB(ctx->opcode)], 28);
4482 tcg_gen_andi_tltcg_gen_andi_i32(t0, t0, 0xF);
4483 gen_helper_store_sr(cpu_env, t0, cpu_gpr[rS(ctx->opcode)]);
4484 tcg_temp_freetcg_temp_free_i32(t0);
4485#endif
4486}
4487
4488/* slbmte */
4489static void gen_slbmte(DisasContext *ctx)
4490{
4491#if defined(CONFIG_USER_ONLY)
4492 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4493#else
4494 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4495 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4496 return;
4497 }
4498 gen_helper_store_slb(cpu_env, cpu_gpr[rB(ctx->opcode)],
4499 cpu_gpr[rS(ctx->opcode)]);
4500#endif
4501}
4502
4503static void gen_slbmfee(DisasContext *ctx)
4504{
4505#if defined(CONFIG_USER_ONLY)
4506 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4507#else
4508 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4509 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4510 return;
4511 }
4512 gen_helper_load_slb_esid(cpu_gpr[rS(ctx->opcode)], cpu_env,
4513 cpu_gpr[rB(ctx->opcode)]);
4514#endif
4515}
4516
4517static void gen_slbmfev(DisasContext *ctx)
4518{
4519#if defined(CONFIG_USER_ONLY)
4520 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4521#else
4522 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4523 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
4524 return;
4525 }
4526 gen_helper_load_slb_vsid(cpu_gpr[rS(ctx->opcode)], cpu_env,
4527 cpu_gpr[rB(ctx->opcode)]);
4528#endif
4529}
4530#endif /* defined(TARGET_PPC64) */
4531
4532/*** Lookaside buffer management ***/
4533/* Optional & mem_idx only: */
4534
4535/* tlbia */
4536static void gen_tlbia(DisasContext *ctx)
4537{
4538#if defined(CONFIG_USER_ONLY)
4539 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4540#else
4541 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4542 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4543 return;
4544 }
4545 gen_helper_tlbia(cpu_env);
4546#endif
4547}
4548
4549/* tlbiel */
4550static void gen_tlbiel(DisasContext *ctx)
4551{
4552#if defined(CONFIG_USER_ONLY)
4553 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4554#else
4555 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4556 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4557 return;
4558 }
4559 gen_helper_tlbie(cpu_env, cpu_gpr[rB(ctx->opcode)]);
4560#endif
4561}
4562
4563/* tlbie */
4564static void gen_tlbie(DisasContext *ctx)
4565{
4566#if defined(CONFIG_USER_ONLY)
4567 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4568#else
4569 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4570 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4571 return;
4572 }
4573 if (NARROW_MODE(ctx)0) {
4574 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
4575 tcg_gen_ext32u_tltcg_gen_mov_i32(t0, cpu_gpr[rB(ctx->opcode)]);
4576 gen_helper_tlbie(cpu_env, t0);
4577 tcg_temp_freetcg_temp_free_i32(t0);
4578 } else {
4579 gen_helper_tlbie(cpu_env, cpu_gpr[rB(ctx->opcode)]);
4580 }
4581#endif
4582}
4583
4584/* tlbsync */
4585static void gen_tlbsync(DisasContext *ctx)
4586{
4587#if defined(CONFIG_USER_ONLY)
4588 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4589#else
4590 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4591 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4592 return;
4593 }
4594 /* This has no effect: it should ensure that all previous
4595 * tlbie have completed
4596 */
4597 gen_stop_exception(ctx);
4598#endif
4599}
4600
4601#if defined(TARGET_PPC64)
4602/* slbia */
4603static void gen_slbia(DisasContext *ctx)
4604{
4605#if defined(CONFIG_USER_ONLY)
4606 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4607#else
4608 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4609 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4610 return;
4611 }
4612 gen_helper_slbia(cpu_env);
4613#endif
4614}
4615
4616/* slbie */
4617static void gen_slbie(DisasContext *ctx)
4618{
4619#if defined(CONFIG_USER_ONLY)
4620 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4621#else
4622 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
4623 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
4624 return;
4625 }
4626 gen_helper_slbie(cpu_env, cpu_gpr[rB(ctx->opcode)]);
4627#endif
4628}
4629#endif
4630
4631/*** External control ***/
4632/* Optional: */
4633
4634/* eciwx */
4635static void gen_eciwx(DisasContext *ctx)
4636{
4637 TCGvTCGv_i32 t0;
4638 /* Should check EAR[E] ! */
4639 gen_set_access_type(ctx, ACCESS_EXT);
4640 t0 = tcg_temp_new()tcg_temp_new_i32();
4641 gen_addr_reg_index(ctx, t0);
4642 gen_check_align(ctx, t0, 0x03);
4643 gen_qemu_ld32u(ctx, cpu_gpr[rD(ctx->opcode)], t0);
4644 tcg_temp_freetcg_temp_free_i32(t0);
4645}
4646
4647/* ecowx */
4648static void gen_ecowx(DisasContext *ctx)
4649{
4650 TCGvTCGv_i32 t0;
4651 /* Should check EAR[E] ! */
4652 gen_set_access_type(ctx, ACCESS_EXT);
4653 t0 = tcg_temp_new()tcg_temp_new_i32();
4654 gen_addr_reg_index(ctx, t0);
4655 gen_check_align(ctx, t0, 0x03);
4656 gen_qemu_st32(ctx, cpu_gpr[rD(ctx->opcode)], t0);
4657 tcg_temp_freetcg_temp_free_i32(t0);
4658}
4659
4660/* PowerPC 601 specific instructions */
4661
4662/* abs - abs. */
4663static void gen_abs(DisasContext *ctx)
4664{
4665 int l1 = gen_new_label();
4666 int l2 = gen_new_label();
4667 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_GE, cpu_gpr[rA(ctx->opcode)], 0, l1);
4668 tcg_gen_neg_tltcg_gen_neg_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4669 tcg_gen_br(l2);
4670 gen_set_label(l1);
4671 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4672 gen_set_label(l2);
4673 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4674 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4675}
4676
4677/* abso - abso. */
4678static void gen_abso(DisasContext *ctx)
4679{
4680 int l1 = gen_new_label();
4681 int l2 = gen_new_label();
4682 int l3 = gen_new_label();
4683 /* Start with XER OV disabled, the most likely case */
4684 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 0);
4685 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_GE, cpu_gpr[rA(ctx->opcode)], 0, l2);
4686 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_NE, cpu_gpr[rA(ctx->opcode)], 0x80000000, l1);
4687 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 1);
4688 tcg_gen_movi_tltcg_gen_movi_i32(cpu_so, 1);
4689 tcg_gen_br(l2);
4690 gen_set_label(l1);
4691 tcg_gen_neg_tltcg_gen_neg_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4692 tcg_gen_br(l3);
4693 gen_set_label(l2);
4694 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4695 gen_set_label(l3);
4696 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4697 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4698}
4699
4700/* clcs */
4701static void gen_clcs(DisasContext *ctx)
4702{
4703 TCGv_i32 t0 = tcg_const_i32(rA(ctx->opcode));
4704 gen_helper_clcs(cpu_gpr[rD(ctx->opcode)], cpu_env, t0);
4705 tcg_temp_free_i32(t0);
4706 /* Rc=1 sets CR0 to an undefined state */
4707}
4708
4709/* div - div. */
4710static void gen_div(DisasContext *ctx)
4711{
4712 gen_helper_div(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rA(ctx->opcode)],
4713 cpu_gpr[rB(ctx->opcode)]);
4714 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4715 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4716}
4717
4718/* divo - divo. */
4719static void gen_divo(DisasContext *ctx)
4720{
4721 gen_helper_divo(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rA(ctx->opcode)],
4722 cpu_gpr[rB(ctx->opcode)]);
4723 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4724 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4725}
4726
4727/* divs - divs. */
4728static void gen_divs(DisasContext *ctx)
4729{
4730 gen_helper_divs(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rA(ctx->opcode)],
4731 cpu_gpr[rB(ctx->opcode)]);
4732 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4733 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4734}
4735
4736/* divso - divso. */
4737static void gen_divso(DisasContext *ctx)
4738{
4739 gen_helper_divso(cpu_gpr[rD(ctx->opcode)], cpu_env,
4740 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
4741 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4742 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4743}
4744
4745/* doz - doz. */
4746static void gen_doz(DisasContext *ctx)
4747{
4748 int l1 = gen_new_label();
4749 int l2 = gen_new_label();
4750 tcg_gen_brcond_tltcg_gen_brcond_i32(TCG_COND_GE, cpu_gpr[rB(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], l1);
4751 tcg_gen_sub_tltcg_gen_sub_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4752 tcg_gen_br(l2);
4753 gen_set_label(l1);
4754 tcg_gen_movi_tltcg_gen_movi_i32(cpu_gpr[rD(ctx->opcode)], 0);
4755 gen_set_label(l2);
4756 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4757 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4758}
4759
4760/* dozo - dozo. */
4761static void gen_dozo(DisasContext *ctx)
4762{
4763 int l1 = gen_new_label();
4764 int l2 = gen_new_label();
4765 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
4766 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
4767 TCGvTCGv_i32 t2 = tcg_temp_new()tcg_temp_new_i32();
4768 /* Start with XER OV disabled, the most likely case */
4769 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 0);
4770 tcg_gen_brcond_tltcg_gen_brcond_i32(TCG_COND_GE, cpu_gpr[rB(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], l1);
4771 tcg_gen_sub_tltcg_gen_sub_i32(t0, cpu_gpr[rB(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4772 tcg_gen_xor_tltcg_gen_xor_i32(t1, cpu_gpr[rB(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4773 tcg_gen_xor_tltcg_gen_xor_i32(t2, cpu_gpr[rA(ctx->opcode)], t0);
4774 tcg_gen_andc_tltcg_gen_andc_i32(t1, t1, t2);
4775 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], t0);
4776 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_GE, t1, 0, l2);
4777 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 1);
4778 tcg_gen_movi_tltcg_gen_movi_i32(cpu_so, 1);
4779 tcg_gen_br(l2);
4780 gen_set_label(l1);
4781 tcg_gen_movi_tltcg_gen_movi_i32(cpu_gpr[rD(ctx->opcode)], 0);
4782 gen_set_label(l2);
4783 tcg_temp_freetcg_temp_free_i32(t0);
4784 tcg_temp_freetcg_temp_free_i32(t1);
4785 tcg_temp_freetcg_temp_free_i32(t2);
4786 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4787 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4788}
4789
4790/* dozi */
4791static void gen_dozi(DisasContext *ctx)
4792{
4793 target_long simm = SIMM(ctx->opcode);
4794 int l1 = gen_new_label();
4795 int l2 = gen_new_label();
4796 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_LT, cpu_gpr[rA(ctx->opcode)], simm, l1);
4797 tcg_gen_subfi_tltcg_gen_subfi_i32(cpu_gpr[rD(ctx->opcode)], simm, cpu_gpr[rA(ctx->opcode)]);
4798 tcg_gen_br(l2);
4799 gen_set_label(l1);
4800 tcg_gen_movi_tltcg_gen_movi_i32(cpu_gpr[rD(ctx->opcode)], 0);
4801 gen_set_label(l2);
4802 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4803 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4804}
4805
4806/* lscbx - lscbx. */
4807static void gen_lscbx(DisasContext *ctx)
4808{
4809 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
4810 TCGv_i32 t1 = tcg_const_i32(rD(ctx->opcode));
4811 TCGv_i32 t2 = tcg_const_i32(rA(ctx->opcode));
4812 TCGv_i32 t3 = tcg_const_i32(rB(ctx->opcode));
4813
4814 gen_addr_reg_index(ctx, t0);
4815 /* NIP cannot be restored if the memory exception comes from an helper */
4816 gen_update_nip(ctx, ctx->nip - 4);
4817 gen_helper_lscbx(t0, cpu_env, t0, t1, t2, t3);
4818 tcg_temp_free_i32(t1);
4819 tcg_temp_free_i32(t2);
4820 tcg_temp_free_i32(t3);
4821 tcg_gen_andi_tltcg_gen_andi_i32(cpu_xer, cpu_xer, ~0x7F);
4822 tcg_gen_or_tltcg_gen_or_i32(cpu_xer, cpu_xer, t0);
4823 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4824 gen_set_Rc0(ctx, t0);
4825 tcg_temp_freetcg_temp_free_i32(t0);
4826}
4827
4828/* maskg - maskg. */
4829static void gen_maskg(DisasContext *ctx)
4830{
4831 int l1 = gen_new_label();
4832 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
4833 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
4834 TCGvTCGv_i32 t2 = tcg_temp_new()tcg_temp_new_i32();
4835 TCGvTCGv_i32 t3 = tcg_temp_new()tcg_temp_new_i32();
4836 tcg_gen_movi_tltcg_gen_movi_i32(t3, 0xFFFFFFFF);
4837 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x1F);
4838 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rS(ctx->opcode)], 0x1F);
4839 tcg_gen_addi_tltcg_gen_addi_i32(t2, t0, 1);
4840 tcg_gen_shr_tltcg_gen_shr_i32(t2, t3, t2);
4841 tcg_gen_shr_tltcg_gen_shr_i32(t3, t3, t1);
4842 tcg_gen_xor_tltcg_gen_xor_i32(cpu_gpr[rA(ctx->opcode)], t2, t3);
4843 tcg_gen_brcond_tltcg_gen_brcond_i32(TCG_COND_GE, t0, t1, l1);
4844 tcg_gen_neg_tltcg_gen_neg_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4845 gen_set_label(l1);
4846 tcg_temp_freetcg_temp_free_i32(t0);
4847 tcg_temp_freetcg_temp_free_i32(t1);
4848 tcg_temp_freetcg_temp_free_i32(t2);
4849 tcg_temp_freetcg_temp_free_i32(t3);
4850 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4851 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
4852}
4853
4854/* maskir - maskir. */
4855static void gen_maskir(DisasContext *ctx)
4856{
4857 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
4858 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
4859 tcg_gen_and_tltcg_gen_and_i32(t0, cpu_gpr[rS(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
4860 tcg_gen_andc_tltcg_gen_andc_i32(t1, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
4861 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
4862 tcg_temp_freetcg_temp_free_i32(t0);
4863 tcg_temp_freetcg_temp_free_i32(t1);
4864 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4865 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
4866}
4867
4868/* mul - mul. */
4869static void gen_mul(DisasContext *ctx)
4870{
4871 TCGv_i64 t0 = tcg_temp_new_i64();
4872 TCGv_i64 t1 = tcg_temp_new_i64();
4873 TCGvTCGv_i32 t2 = tcg_temp_new()tcg_temp_new_i32();
4874 tcg_gen_extu_tl_i64tcg_gen_extu_i32_i64(t0, cpu_gpr[rA(ctx->opcode)]);
4875 tcg_gen_extu_tl_i64tcg_gen_extu_i32_i64(t1, cpu_gpr[rB(ctx->opcode)]);
4876 tcg_gen_mul_i64(t0, t0, t1);
4877 tcg_gen_trunc_i64_tltcg_gen_trunc_i64_i32(t2, t0);
4878 gen_store_spr(SPR_MQ(0x000), t2);
4879 tcg_gen_shri_i64(t1, t0, 32);
4880 tcg_gen_trunc_i64_tltcg_gen_trunc_i64_i32(cpu_gpr[rD(ctx->opcode)], t1);
4881 tcg_temp_free_i64(t0);
4882 tcg_temp_free_i64(t1);
4883 tcg_temp_freetcg_temp_free_i32(t2);
4884 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4885 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4886}
4887
4888/* mulo - mulo. */
4889static void gen_mulo(DisasContext *ctx)
4890{
4891 int l1 = gen_new_label();
4892 TCGv_i64 t0 = tcg_temp_new_i64();
4893 TCGv_i64 t1 = tcg_temp_new_i64();
4894 TCGvTCGv_i32 t2 = tcg_temp_new()tcg_temp_new_i32();
4895 /* Start with XER OV disabled, the most likely case */
4896 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 0);
4897 tcg_gen_extu_tl_i64tcg_gen_extu_i32_i64(t0, cpu_gpr[rA(ctx->opcode)]);
4898 tcg_gen_extu_tl_i64tcg_gen_extu_i32_i64(t1, cpu_gpr[rB(ctx->opcode)]);
4899 tcg_gen_mul_i64(t0, t0, t1);
4900 tcg_gen_trunc_i64_tltcg_gen_trunc_i64_i32(t2, t0);
4901 gen_store_spr(SPR_MQ(0x000), t2);
4902 tcg_gen_shri_i64(t1, t0, 32);
4903 tcg_gen_trunc_i64_tltcg_gen_trunc_i64_i32(cpu_gpr[rD(ctx->opcode)], t1);
4904 tcg_gen_ext32s_i64(t1, t0);
4905 tcg_gen_brcond_i64(TCG_COND_EQ, t0, t1, l1);
4906 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 1);
4907 tcg_gen_movi_tltcg_gen_movi_i32(cpu_so, 1);
4908 gen_set_label(l1);
4909 tcg_temp_free_i64(t0);
4910 tcg_temp_free_i64(t1);
4911 tcg_temp_freetcg_temp_free_i32(t2);
4912 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4913 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4914}
4915
4916/* nabs - nabs. */
4917static void gen_nabs(DisasContext *ctx)
4918{
4919 int l1 = gen_new_label();
4920 int l2 = gen_new_label();
4921 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_GT, cpu_gpr[rA(ctx->opcode)], 0, l1);
4922 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4923 tcg_gen_br(l2);
4924 gen_set_label(l1);
4925 tcg_gen_neg_tltcg_gen_neg_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4926 gen_set_label(l2);
4927 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4928 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4929}
4930
4931/* nabso - nabso. */
4932static void gen_nabso(DisasContext *ctx)
4933{
4934 int l1 = gen_new_label();
4935 int l2 = gen_new_label();
4936 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_GT, cpu_gpr[rA(ctx->opcode)], 0, l1);
4937 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4938 tcg_gen_br(l2);
4939 gen_set_label(l1);
4940 tcg_gen_neg_tltcg_gen_neg_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
4941 gen_set_label(l2);
4942 /* nabs never overflows */
4943 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 0);
4944 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4945 gen_set_Rc0(ctx, cpu_gpr[rD(ctx->opcode)]);
4946}
4947
4948/* rlmi - rlmi. */
4949static void gen_rlmi(DisasContext *ctx)
4950{
4951 uint32_t mb = MB(ctx->opcode);
4952 uint32_t me = ME(ctx->opcode);
4953 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
4954 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x1F);
4955 tcg_gen_rotl_tltcg_gen_rotl_i32(t0, cpu_gpr[rS(ctx->opcode)], t0);
4956 tcg_gen_andi_tltcg_gen_andi_i32(t0, t0, MASK(mb, me));
4957 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], ~MASK(mb, me));
4958 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], t0);
4959 tcg_temp_freetcg_temp_free_i32(t0);
4960 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4961 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
4962}
4963
4964/* rrib - rrib. */
4965static void gen_rrib(DisasContext *ctx)
4966{
4967 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
4968 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
4969 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x1F);
4970 tcg_gen_movi_tltcg_gen_movi_i32(t1, 0x80000000);
4971 tcg_gen_shr_tltcg_gen_shr_i32(t1, t1, t0);
4972 tcg_gen_shr_tltcg_gen_shr_i32(t0, cpu_gpr[rS(ctx->opcode)], t0);
4973 tcg_gen_and_tltcg_gen_and_i32(t0, t0, t1);
4974 tcg_gen_andc_tltcg_gen_andc_i32(t1, cpu_gpr[rA(ctx->opcode)], t1);
4975 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
4976 tcg_temp_freetcg_temp_free_i32(t0);
4977 tcg_temp_freetcg_temp_free_i32(t1);
4978 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4979 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
4980}
4981
4982/* sle - sle. */
4983static void gen_sle(DisasContext *ctx)
4984{
4985 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
4986 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
4987 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0x1F);
4988 tcg_gen_shl_tltcg_gen_shl_i32(t0, cpu_gpr[rS(ctx->opcode)], t1);
4989 tcg_gen_subfi_tltcg_gen_subfi_i32(t1, 32, t1);
4990 tcg_gen_shr_tltcg_gen_shr_i32(t1, cpu_gpr[rS(ctx->opcode)], t1);
4991 tcg_gen_or_tltcg_gen_or_i32(t1, t0, t1);
4992 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t0);
4993 gen_store_spr(SPR_MQ(0x000), t1);
4994 tcg_temp_freetcg_temp_free_i32(t0);
4995 tcg_temp_freetcg_temp_free_i32(t1);
4996 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
4997 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
4998}
4999
5000/* sleq - sleq. */
5001static void gen_sleq(DisasContext *ctx)
5002{
5003 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5004 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
5005 TCGvTCGv_i32 t2 = tcg_temp_new()tcg_temp_new_i32();
5006 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x1F);
5007 tcg_gen_movi_tltcg_gen_movi_i32(t2, 0xFFFFFFFF);
5008 tcg_gen_shl_tltcg_gen_shl_i32(t2, t2, t0);
5009 tcg_gen_rotl_tltcg_gen_rotl_i32(t0, cpu_gpr[rS(ctx->opcode)], t0);
5010 gen_load_spr(t1, SPR_MQ(0x000));
5011 gen_store_spr(SPR_MQ(0x000), t0);
5012 tcg_gen_and_tltcg_gen_and_i32(t0, t0, t2);
5013 tcg_gen_andc_tltcg_gen_andc_i32(t1, t1, t2);
5014 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
5015 tcg_temp_freetcg_temp_free_i32(t0);
5016 tcg_temp_freetcg_temp_free_i32(t1);
5017 tcg_temp_freetcg_temp_free_i32(t2);
5018 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5019 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5020}
5021
5022/* sliq - sliq. */
5023static void gen_sliq(DisasContext *ctx)
5024{
5025 int sh = SH(ctx->opcode);
5026 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5027 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
5028 tcg_gen_shli_tltcg_gen_shli_i32(t0, cpu_gpr[rS(ctx->opcode)], sh);
5029 tcg_gen_shri_tltcg_gen_shri_i32(t1, cpu_gpr[rS(ctx->opcode)], 32 - sh);
5030 tcg_gen_or_tltcg_gen_or_i32(t1, t0, t1);
5031 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t0);
5032 gen_store_spr(SPR_MQ(0x000), t1);
5033 tcg_temp_freetcg_temp_free_i32(t0);
5034 tcg_temp_freetcg_temp_free_i32(t1);
5035 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5036 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5037}
5038
5039/* slliq - slliq. */
5040static void gen_slliq(DisasContext *ctx)
5041{
5042 int sh = SH(ctx->opcode);
5043 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5044 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
5045 tcg_gen_rotli_tltcg_gen_rotli_i32(t0, cpu_gpr[rS(ctx->opcode)], sh);
5046 gen_load_spr(t1, SPR_MQ(0x000));
5047 gen_store_spr(SPR_MQ(0x000), t0);
5048 tcg_gen_andi_tltcg_gen_andi_i32(t0, t0, (0xFFFFFFFFU << sh));
5049 tcg_gen_andi_tltcg_gen_andi_i32(t1, t1, ~(0xFFFFFFFFU << sh));
5050 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
5051 tcg_temp_freetcg_temp_free_i32(t0);
5052 tcg_temp_freetcg_temp_free_i32(t1);
5053 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5054 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5055}
5056
5057/* sllq - sllq. */
5058static void gen_sllq(DisasContext *ctx)
5059{
5060 int l1 = gen_new_label();
5061 int l2 = gen_new_label();
5062 TCGvTCGv_i32 t0 = tcg_temp_local_new()tcg_temp_local_new_i32();
5063 TCGvTCGv_i32 t1 = tcg_temp_local_new()tcg_temp_local_new_i32();
5064 TCGvTCGv_i32 t2 = tcg_temp_local_new()tcg_temp_local_new_i32();
5065 tcg_gen_andi_tltcg_gen_andi_i32(t2, cpu_gpr[rB(ctx->opcode)], 0x1F);
5066 tcg_gen_movi_tltcg_gen_movi_i32(t1, 0xFFFFFFFF);
5067 tcg_gen_shl_tltcg_gen_shl_i32(t1, t1, t2);
5068 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x20);
5069 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_EQ, t0, 0, l1);
5070 gen_load_spr(t0, SPR_MQ(0x000));
5071 tcg_gen_and_tltcg_gen_and_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
5072 tcg_gen_br(l2);
5073 gen_set_label(l1);
5074 tcg_gen_shl_tltcg_gen_shl_i32(t0, cpu_gpr[rS(ctx->opcode)], t2);
5075 gen_load_spr(t2, SPR_MQ(0x000));
5076 tcg_gen_andc_tltcg_gen_andc_i32(t1, t2, t1);
5077 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
5078 gen_set_label(l2);
5079 tcg_temp_freetcg_temp_free_i32(t0);
5080 tcg_temp_freetcg_temp_free_i32(t1);
5081 tcg_temp_freetcg_temp_free_i32(t2);
5082 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5083 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5084}
5085
5086/* slq - slq. */
5087static void gen_slq(DisasContext *ctx)
5088{
5089 int l1 = gen_new_label();
5090 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5091 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
5092 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0x1F);
5093 tcg_gen_shl_tltcg_gen_shl_i32(t0, cpu_gpr[rS(ctx->opcode)], t1);
5094 tcg_gen_subfi_tltcg_gen_subfi_i32(t1, 32, t1);
5095 tcg_gen_shr_tltcg_gen_shr_i32(t1, cpu_gpr[rS(ctx->opcode)], t1);
5096 tcg_gen_or_tltcg_gen_or_i32(t1, t0, t1);
5097 gen_store_spr(SPR_MQ(0x000), t1);
5098 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0x20);
5099 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t0);
5100 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_EQ, t1, 0, l1);
5101 tcg_gen_movi_tltcg_gen_movi_i32(cpu_gpr[rA(ctx->opcode)], 0);
5102 gen_set_label(l1);
5103 tcg_temp_freetcg_temp_free_i32(t0);
5104 tcg_temp_freetcg_temp_free_i32(t1);
5105 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5106 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5107}
5108
5109/* sraiq - sraiq. */
5110static void gen_sraiq(DisasContext *ctx)
5111{
5112 int sh = SH(ctx->opcode);
5113 int l1 = gen_new_label();
5114 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5115 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
5116 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rS(ctx->opcode)], sh);
5117 tcg_gen_shli_tltcg_gen_shli_i32(t1, cpu_gpr[rS(ctx->opcode)], 32 - sh);
5118 tcg_gen_or_tltcg_gen_or_i32(t0, t0, t1);
5119 gen_store_spr(SPR_MQ(0x000), t0);
5120 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ca, 0);
5121 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_EQ, t1, 0, l1);
5122 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_GE, cpu_gpr[rS(ctx->opcode)], 0, l1);
5123 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ca, 1);
5124 gen_set_label(l1);
5125 tcg_gen_sari_tltcg_gen_sari_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], sh);
5126 tcg_temp_freetcg_temp_free_i32(t0);
5127 tcg_temp_freetcg_temp_free_i32(t1);
5128 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5129 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5130}
5131
5132/* sraq - sraq. */
5133static void gen_sraq(DisasContext *ctx)
5134{
5135 int l1 = gen_new_label();
5136 int l2 = gen_new_label();
5137 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5138 TCGvTCGv_i32 t1 = tcg_temp_local_new()tcg_temp_local_new_i32();
5139 TCGvTCGv_i32 t2 = tcg_temp_local_new()tcg_temp_local_new_i32();
5140 tcg_gen_andi_tltcg_gen_andi_i32(t2, cpu_gpr[rB(ctx->opcode)], 0x1F);
5141 tcg_gen_shr_tltcg_gen_shr_i32(t0, cpu_gpr[rS(ctx->opcode)], t2);
5142 tcg_gen_sar_tltcg_gen_sar_i32(t1, cpu_gpr[rS(ctx->opcode)], t2);
5143 tcg_gen_subfi_tltcg_gen_subfi_i32(t2, 32, t2);
5144 tcg_gen_shl_tltcg_gen_shl_i32(t2, cpu_gpr[rS(ctx->opcode)], t2);
5145 tcg_gen_or_tltcg_gen_or_i32(t0, t0, t2);
5146 gen_store_spr(SPR_MQ(0x000), t0);
5147 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x20);
5148 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_EQ, t2, 0, l1);
5149 tcg_gen_mov_tltcg_gen_mov_i32(t2, cpu_gpr[rS(ctx->opcode)]);
5150 tcg_gen_sari_tltcg_gen_sari_i32(t1, cpu_gpr[rS(ctx->opcode)], 31);
5151 gen_set_label(l1);
5152 tcg_temp_freetcg_temp_free_i32(t0);
5153 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t1);
5154 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ca, 0);
5155 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_GE, t1, 0, l2);
5156 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_EQ, t2, 0, l2);
5157 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ca, 1);
5158 gen_set_label(l2);
5159 tcg_temp_freetcg_temp_free_i32(t1);
5160 tcg_temp_freetcg_temp_free_i32(t2);
5161 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5162 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5163}
5164
5165/* sre - sre. */
5166static void gen_sre(DisasContext *ctx)
5167{
5168 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5169 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
5170 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0x1F);
5171 tcg_gen_shr_tltcg_gen_shr_i32(t0, cpu_gpr[rS(ctx->opcode)], t1);
5172 tcg_gen_subfi_tltcg_gen_subfi_i32(t1, 32, t1);
5173 tcg_gen_shl_tltcg_gen_shl_i32(t1, cpu_gpr[rS(ctx->opcode)], t1);
5174 tcg_gen_or_tltcg_gen_or_i32(t1, t0, t1);
5175 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t0);
5176 gen_store_spr(SPR_MQ(0x000), t1);
5177 tcg_temp_freetcg_temp_free_i32(t0);
5178 tcg_temp_freetcg_temp_free_i32(t1);
5179 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5180 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5181}
5182
5183/* srea - srea. */
5184static void gen_srea(DisasContext *ctx)
5185{
5186 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5187 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
5188 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0x1F);
5189 tcg_gen_rotr_tltcg_gen_rotr_i32(t0, cpu_gpr[rS(ctx->opcode)], t1);
5190 gen_store_spr(SPR_MQ(0x000), t0);
5191 tcg_gen_sar_tltcg_gen_sar_i32(cpu_gpr[rA(ctx->opcode)], cpu_gpr[rS(ctx->opcode)], t1);
5192 tcg_temp_freetcg_temp_free_i32(t0);
5193 tcg_temp_freetcg_temp_free_i32(t1);
5194 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5195 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5196}
5197
5198/* sreq */
5199static void gen_sreq(DisasContext *ctx)
5200{
5201 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5202 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
5203 TCGvTCGv_i32 t2 = tcg_temp_new()tcg_temp_new_i32();
5204 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x1F);
5205 tcg_gen_movi_tltcg_gen_movi_i32(t1, 0xFFFFFFFF);
5206 tcg_gen_shr_tltcg_gen_shr_i32(t1, t1, t0);
5207 tcg_gen_rotr_tltcg_gen_rotr_i32(t0, cpu_gpr[rS(ctx->opcode)], t0);
5208 gen_load_spr(t2, SPR_MQ(0x000));
5209 gen_store_spr(SPR_MQ(0x000), t0);
5210 tcg_gen_and_tltcg_gen_and_i32(t0, t0, t1);
5211 tcg_gen_andc_tltcg_gen_andc_i32(t2, t2, t1);
5212 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rA(ctx->opcode)], t0, t2);
5213 tcg_temp_freetcg_temp_free_i32(t0);
5214 tcg_temp_freetcg_temp_free_i32(t1);
5215 tcg_temp_freetcg_temp_free_i32(t2);
5216 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5217 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5218}
5219
5220/* sriq */
5221static void gen_sriq(DisasContext *ctx)
5222{
5223 int sh = SH(ctx->opcode);
5224 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5225 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
5226 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rS(ctx->opcode)], sh);
5227 tcg_gen_shli_tltcg_gen_shli_i32(t1, cpu_gpr[rS(ctx->opcode)], 32 - sh);
5228 tcg_gen_or_tltcg_gen_or_i32(t1, t0, t1);
5229 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t0);
5230 gen_store_spr(SPR_MQ(0x000), t1);
5231 tcg_temp_freetcg_temp_free_i32(t0);
5232 tcg_temp_freetcg_temp_free_i32(t1);
5233 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5234 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5235}
5236
5237/* srliq */
5238static void gen_srliq(DisasContext *ctx)
5239{
5240 int sh = SH(ctx->opcode);
5241 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5242 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
5243 tcg_gen_rotri_tltcg_gen_rotri_i32(t0, cpu_gpr[rS(ctx->opcode)], sh);
5244 gen_load_spr(t1, SPR_MQ(0x000));
5245 gen_store_spr(SPR_MQ(0x000), t0);
5246 tcg_gen_andi_tltcg_gen_andi_i32(t0, t0, (0xFFFFFFFFU >> sh));
5247 tcg_gen_andi_tltcg_gen_andi_i32(t1, t1, ~(0xFFFFFFFFU >> sh));
5248 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
5249 tcg_temp_freetcg_temp_free_i32(t0);
5250 tcg_temp_freetcg_temp_free_i32(t1);
5251 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5252 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5253}
5254
5255/* srlq */
5256static void gen_srlq(DisasContext *ctx)
5257{
5258 int l1 = gen_new_label();
5259 int l2 = gen_new_label();
5260 TCGvTCGv_i32 t0 = tcg_temp_local_new()tcg_temp_local_new_i32();
5261 TCGvTCGv_i32 t1 = tcg_temp_local_new()tcg_temp_local_new_i32();
5262 TCGvTCGv_i32 t2 = tcg_temp_local_new()tcg_temp_local_new_i32();
5263 tcg_gen_andi_tltcg_gen_andi_i32(t2, cpu_gpr[rB(ctx->opcode)], 0x1F);
5264 tcg_gen_movi_tltcg_gen_movi_i32(t1, 0xFFFFFFFF);
5265 tcg_gen_shr_tltcg_gen_shr_i32(t2, t1, t2);
5266 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rB(ctx->opcode)], 0x20);
5267 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_EQ, t0, 0, l1);
5268 gen_load_spr(t0, SPR_MQ(0x000));
5269 tcg_gen_and_tltcg_gen_and_i32(cpu_gpr[rA(ctx->opcode)], t0, t2);
5270 tcg_gen_br(l2);
5271 gen_set_label(l1);
5272 tcg_gen_shr_tltcg_gen_shr_i32(t0, cpu_gpr[rS(ctx->opcode)], t2);
5273 tcg_gen_and_tltcg_gen_and_i32(t0, t0, t2);
5274 gen_load_spr(t1, SPR_MQ(0x000));
5275 tcg_gen_andc_tltcg_gen_andc_i32(t1, t1, t2);
5276 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rA(ctx->opcode)], t0, t1);
5277 gen_set_label(l2);
5278 tcg_temp_freetcg_temp_free_i32(t0);
5279 tcg_temp_freetcg_temp_free_i32(t1);
5280 tcg_temp_freetcg_temp_free_i32(t2);
5281 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5282 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5283}
5284
5285/* srq */
5286static void gen_srq(DisasContext *ctx)
5287{
5288 int l1 = gen_new_label();
5289 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
5290 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
5291 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0x1F);
5292 tcg_gen_shr_tltcg_gen_shr_i32(t0, cpu_gpr[rS(ctx->opcode)], t1);
5293 tcg_gen_subfi_tltcg_gen_subfi_i32(t1, 32, t1);
5294 tcg_gen_shl_tltcg_gen_shl_i32(t1, cpu_gpr[rS(ctx->opcode)], t1);
5295 tcg_gen_or_tltcg_gen_or_i32(t1, t0, t1);
5296 gen_store_spr(SPR_MQ(0x000), t1);
5297 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0x20);
5298 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rA(ctx->opcode)], t0);
5299 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_EQ, t0, 0, l1);
5300 tcg_gen_movi_tltcg_gen_movi_i32(cpu_gpr[rA(ctx->opcode)], 0);
5301 gen_set_label(l1);
5302 tcg_temp_freetcg_temp_free_i32(t0);
5303 tcg_temp_freetcg_temp_free_i32(t1);
5304 if (unlikely(Rc(ctx->opcode) != 0)__builtin_expect(!!(Rc(ctx->opcode) != 0), 0))
5305 gen_set_Rc0(ctx, cpu_gpr[rA(ctx->opcode)]);
5306}
5307
5308/* PowerPC 602 specific instructions */
5309
5310/* dsa */
5311static void gen_dsa(DisasContext *ctx)
5312{
5313 /* XXX: TODO */
5314 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
5315}
5316
5317/* esa */
5318static void gen_esa(DisasContext *ctx)
5319{
5320 /* XXX: TODO */
5321 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
5322}
5323
5324/* mfrom */
5325static void gen_mfrom(DisasContext *ctx)
5326{
5327#if defined(CONFIG_USER_ONLY)
5328 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5329#else
5330 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5331 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5332 return;
5333 }
5334 gen_helper_602_mfrom(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
5335#endif
5336}
5337
5338/* 602 - 603 - G2 TLB management */
5339
5340/* tlbld */
5341static void gen_tlbld_6xx(DisasContext *ctx)
5342{
5343#if defined(CONFIG_USER_ONLY)
5344 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5345#else
5346 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5347 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5348 return;
5349 }
5350 gen_helper_6xx_tlbd(cpu_env, cpu_gpr[rB(ctx->opcode)]);
5351#endif
5352}
5353
5354/* tlbli */
5355static void gen_tlbli_6xx(DisasContext *ctx)
5356{
5357#if defined(CONFIG_USER_ONLY)
5358 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5359#else
5360 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5361 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5362 return;
5363 }
5364 gen_helper_6xx_tlbi(cpu_env, cpu_gpr[rB(ctx->opcode)]);
5365#endif
5366}
5367
5368/* 74xx TLB management */
5369
5370/* tlbld */
5371static void gen_tlbld_74xx(DisasContext *ctx)
5372{
5373#if defined(CONFIG_USER_ONLY)
5374 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5375#else
5376 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5377 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5378 return;
5379 }
5380 gen_helper_74xx_tlbd(cpu_env, cpu_gpr[rB(ctx->opcode)]);
5381#endif
5382}
5383
5384/* tlbli */
5385static void gen_tlbli_74xx(DisasContext *ctx)
5386{
5387#if defined(CONFIG_USER_ONLY)
5388 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5389#else
5390 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5391 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5392 return;
5393 }
5394 gen_helper_74xx_tlbi(cpu_env, cpu_gpr[rB(ctx->opcode)]);
5395#endif
5396}
5397
5398/* POWER instructions not in PowerPC 601 */
5399
5400/* clf */
5401static void gen_clf(DisasContext *ctx)
5402{
5403 /* Cache line flush: implemented as no-op */
5404}
5405
5406/* cli */
5407static void gen_cli(DisasContext *ctx)
5408{
5409 /* Cache line invalidate: privileged and treated as no-op */
5410#if defined(CONFIG_USER_ONLY)
5411 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5412#else
5413 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5414 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5415 return;
5416 }
5417#endif
5418}
5419
5420/* dclst */
5421static void gen_dclst(DisasContext *ctx)
5422{
5423 /* Data cache line store: treated as no-op */
5424}
5425
5426static void gen_mfsri(DisasContext *ctx)
5427{
5428#if defined(CONFIG_USER_ONLY)
5429 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5430#else
5431 int ra = rA(ctx->opcode);
5432 int rd = rD(ctx->opcode);
5433 TCGvTCGv_i32 t0;
5434 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5435 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5436 return;
5437 }
5438 t0 = tcg_temp_new()tcg_temp_new_i32();
5439 gen_addr_reg_index(ctx, t0);
5440 tcg_gen_shri_tltcg_gen_shri_i32(t0, t0, 28);
5441 tcg_gen_andi_tltcg_gen_andi_i32(t0, t0, 0xF);
5442 gen_helper_load_sr(cpu_gpr[rd], cpu_env, t0);
5443 tcg_temp_freetcg_temp_free_i32(t0);
5444 if (ra != 0 && ra != rd)
5445 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[ra], cpu_gpr[rd]);
5446#endif
5447}
5448
5449static void gen_rac(DisasContext *ctx)
5450{
5451#if defined(CONFIG_USER_ONLY)
5452 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5453#else
5454 TCGvTCGv_i32 t0;
5455 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5456 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5457 return;
5458 }
5459 t0 = tcg_temp_new()tcg_temp_new_i32();
5460 gen_addr_reg_index(ctx, t0);
5461 gen_helper_rac(cpu_gpr[rD(ctx->opcode)], cpu_env, t0);
5462 tcg_temp_freetcg_temp_free_i32(t0);
5463#endif
5464}
5465
5466static void gen_rfsvc(DisasContext *ctx)
5467{
5468#if defined(CONFIG_USER_ONLY)
5469 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5470#else
5471 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5472 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5473 return;
5474 }
5475 gen_helper_rfsvc(cpu_env);
5476 gen_sync_exception(ctx);
5477#endif
5478}
5479
5480/* svc is not implemented for now */
5481
5482/* POWER2 specific instructions */
5483/* Quad manipulation (load/store two floats at a time) */
5484
5485/* lfq */
5486static void gen_lfq(DisasContext *ctx)
5487{
5488 int rd = rD(ctx->opcode);
5489 TCGvTCGv_i32 t0;
5490 gen_set_access_type(ctx, ACCESS_FLOAT);
5491 t0 = tcg_temp_new()tcg_temp_new_i32();
5492 gen_addr_imm_index(ctx, t0, 0);
5493 gen_qemu_ld64(ctx, cpu_fpr[rd], t0);
5494 gen_addr_add(ctx, t0, t0, 8);
5495 gen_qemu_ld64(ctx, cpu_fpr[(rd + 1) % 32], t0);
5496 tcg_temp_freetcg_temp_free_i32(t0);
5497}
5498
5499/* lfqu */
5500static void gen_lfqu(DisasContext *ctx)
5501{
5502 int ra = rA(ctx->opcode);
5503 int rd = rD(ctx->opcode);
5504 TCGvTCGv_i32 t0, t1;
5505 gen_set_access_type(ctx, ACCESS_FLOAT);
5506 t0 = tcg_temp_new()tcg_temp_new_i32();
5507 t1 = tcg_temp_new()tcg_temp_new_i32();
5508 gen_addr_imm_index(ctx, t0, 0);
5509 gen_qemu_ld64(ctx, cpu_fpr[rd], t0);
5510 gen_addr_add(ctx, t1, t0, 8);
5511 gen_qemu_ld64(ctx, cpu_fpr[(rd + 1) % 32], t1);
5512 if (ra != 0)
5513 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[ra], t0);
5514 tcg_temp_freetcg_temp_free_i32(t0);
5515 tcg_temp_freetcg_temp_free_i32(t1);
5516}
5517
5518/* lfqux */
5519static void gen_lfqux(DisasContext *ctx)
5520{
5521 int ra = rA(ctx->opcode);
5522 int rd = rD(ctx->opcode);
5523 gen_set_access_type(ctx, ACCESS_FLOAT);
5524 TCGvTCGv_i32 t0, t1;
5525 t0 = tcg_temp_new()tcg_temp_new_i32();
5526 gen_addr_reg_index(ctx, t0);
5527 gen_qemu_ld64(ctx, cpu_fpr[rd], t0);
5528 t1 = tcg_temp_new()tcg_temp_new_i32();
5529 gen_addr_add(ctx, t1, t0, 8);
5530 gen_qemu_ld64(ctx, cpu_fpr[(rd + 1) % 32], t1);
5531 tcg_temp_freetcg_temp_free_i32(t1);
5532 if (ra != 0)
5533 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[ra], t0);
5534 tcg_temp_freetcg_temp_free_i32(t0);
5535}
5536
5537/* lfqx */
5538static void gen_lfqx(DisasContext *ctx)
5539{
5540 int rd = rD(ctx->opcode);
5541 TCGvTCGv_i32 t0;
5542 gen_set_access_type(ctx, ACCESS_FLOAT);
5543 t0 = tcg_temp_new()tcg_temp_new_i32();
5544 gen_addr_reg_index(ctx, t0);
5545 gen_qemu_ld64(ctx, cpu_fpr[rd], t0);
5546 gen_addr_add(ctx, t0, t0, 8);
5547 gen_qemu_ld64(ctx, cpu_fpr[(rd + 1) % 32], t0);
5548 tcg_temp_freetcg_temp_free_i32(t0);
5549}
5550
5551/* stfq */
5552static void gen_stfq(DisasContext *ctx)
5553{
5554 int rd = rD(ctx->opcode);
5555 TCGvTCGv_i32 t0;
5556 gen_set_access_type(ctx, ACCESS_FLOAT);
5557 t0 = tcg_temp_new()tcg_temp_new_i32();
5558 gen_addr_imm_index(ctx, t0, 0);
5559 gen_qemu_st64(ctx, cpu_fpr[rd], t0);
5560 gen_addr_add(ctx, t0, t0, 8);
5561 gen_qemu_st64(ctx, cpu_fpr[(rd + 1) % 32], t0);
5562 tcg_temp_freetcg_temp_free_i32(t0);
5563}
5564
5565/* stfqu */
5566static void gen_stfqu(DisasContext *ctx)
5567{
5568 int ra = rA(ctx->opcode);
5569 int rd = rD(ctx->opcode);
5570 TCGvTCGv_i32 t0, t1;
5571 gen_set_access_type(ctx, ACCESS_FLOAT);
5572 t0 = tcg_temp_new()tcg_temp_new_i32();
5573 gen_addr_imm_index(ctx, t0, 0);
5574 gen_qemu_st64(ctx, cpu_fpr[rd], t0);
5575 t1 = tcg_temp_new()tcg_temp_new_i32();
5576 gen_addr_add(ctx, t1, t0, 8);
5577 gen_qemu_st64(ctx, cpu_fpr[(rd + 1) % 32], t1);
5578 tcg_temp_freetcg_temp_free_i32(t1);
5579 if (ra != 0)
5580 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[ra], t0);
5581 tcg_temp_freetcg_temp_free_i32(t0);
5582}
5583
5584/* stfqux */
5585static void gen_stfqux(DisasContext *ctx)
5586{
5587 int ra = rA(ctx->opcode);
5588 int rd = rD(ctx->opcode);
5589 TCGvTCGv_i32 t0, t1;
5590 gen_set_access_type(ctx, ACCESS_FLOAT);
5591 t0 = tcg_temp_new()tcg_temp_new_i32();
5592 gen_addr_reg_index(ctx, t0);
5593 gen_qemu_st64(ctx, cpu_fpr[rd], t0);
5594 t1 = tcg_temp_new()tcg_temp_new_i32();
5595 gen_addr_add(ctx, t1, t0, 8);
5596 gen_qemu_st64(ctx, cpu_fpr[(rd + 1) % 32], t1);
5597 tcg_temp_freetcg_temp_free_i32(t1);
5598 if (ra != 0)
5599 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[ra], t0);
5600 tcg_temp_freetcg_temp_free_i32(t0);
5601}
5602
5603/* stfqx */
5604static void gen_stfqx(DisasContext *ctx)
5605{
5606 int rd = rD(ctx->opcode);
5607 TCGvTCGv_i32 t0;
5608 gen_set_access_type(ctx, ACCESS_FLOAT);
5609 t0 = tcg_temp_new()tcg_temp_new_i32();
5610 gen_addr_reg_index(ctx, t0);
5611 gen_qemu_st64(ctx, cpu_fpr[rd], t0);
5612 gen_addr_add(ctx, t0, t0, 8);
5613 gen_qemu_st64(ctx, cpu_fpr[(rd + 1) % 32], t0);
5614 tcg_temp_freetcg_temp_free_i32(t0);
5615}
5616
5617/* BookE specific instructions */
5618
5619/* XXX: not implemented on 440 ? */
5620static void gen_mfapidi(DisasContext *ctx)
5621{
5622 /* XXX: TODO */
5623 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
5624}
5625
5626/* XXX: not implemented on 440 ? */
5627static void gen_tlbiva(DisasContext *ctx)
5628{
5629#if defined(CONFIG_USER_ONLY)
5630 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5631#else
5632 TCGvTCGv_i32 t0;
5633 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5634 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5635 return;
5636 }
5637 t0 = tcg_temp_new()tcg_temp_new_i32();
5638 gen_addr_reg_index(ctx, t0);
5639 gen_helper_tlbie(cpu_env, cpu_gpr[rB(ctx->opcode)]);
5640 tcg_temp_freetcg_temp_free_i32(t0);
5641#endif
5642}
5643
5644/* All 405 MAC instructions are translated here */
5645static inline void gen_405_mulladd_insn(DisasContext *ctx, int opc2, int opc3,
5646 int ra, int rb, int rt, int Rc)
5647{
5648 TCGvTCGv_i32 t0, t1;
5649
5650 t0 = tcg_temp_local_new()tcg_temp_local_new_i32();
5651 t1 = tcg_temp_local_new()tcg_temp_local_new_i32();
5652
5653 switch (opc3 & 0x0D) {
5654 case 0x05:
5655 /* macchw - macchw. - macchwo - macchwo. */
5656 /* macchws - macchws. - macchwso - macchwso. */
5657 /* nmacchw - nmacchw. - nmacchwo - nmacchwo. */
5658 /* nmacchws - nmacchws. - nmacchwso - nmacchwso. */
5659 /* mulchw - mulchw. */
5660 tcg_gen_ext16s_tltcg_gen_ext16s_i32(t0, cpu_gpr[ra]);
5661 tcg_gen_sari_tltcg_gen_sari_i32(t1, cpu_gpr[rb], 16);
5662 tcg_gen_ext16s_tltcg_gen_ext16s_i32(t1, t1);
5663 break;
5664 case 0x04:
5665 /* macchwu - macchwu. - macchwuo - macchwuo. */
5666 /* macchwsu - macchwsu. - macchwsuo - macchwsuo. */
5667 /* mulchwu - mulchwu. */
5668 tcg_gen_ext16u_tltcg_gen_ext16u_i32(t0, cpu_gpr[ra]);
5669 tcg_gen_shri_tltcg_gen_shri_i32(t1, cpu_gpr[rb], 16);
5670 tcg_gen_ext16u_tltcg_gen_ext16u_i32(t1, t1);
5671 break;
5672 case 0x01:
5673 /* machhw - machhw. - machhwo - machhwo. */
5674 /* machhws - machhws. - machhwso - machhwso. */
5675 /* nmachhw - nmachhw. - nmachhwo - nmachhwo. */
5676 /* nmachhws - nmachhws. - nmachhwso - nmachhwso. */
5677 /* mulhhw - mulhhw. */
5678 tcg_gen_sari_tltcg_gen_sari_i32(t0, cpu_gpr[ra], 16);
5679 tcg_gen_ext16s_tltcg_gen_ext16s_i32(t0, t0);
5680 tcg_gen_sari_tltcg_gen_sari_i32(t1, cpu_gpr[rb], 16);
5681 tcg_gen_ext16s_tltcg_gen_ext16s_i32(t1, t1);
5682 break;
5683 case 0x00:
5684 /* machhwu - machhwu. - machhwuo - machhwuo. */
5685 /* machhwsu - machhwsu. - machhwsuo - machhwsuo. */
5686 /* mulhhwu - mulhhwu. */
5687 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[ra], 16);
5688 tcg_gen_ext16u_tltcg_gen_ext16u_i32(t0, t0);
5689 tcg_gen_shri_tltcg_gen_shri_i32(t1, cpu_gpr[rb], 16);
5690 tcg_gen_ext16u_tltcg_gen_ext16u_i32(t1, t1);
5691 break;
5692 case 0x0D:
5693 /* maclhw - maclhw. - maclhwo - maclhwo. */
5694 /* maclhws - maclhws. - maclhwso - maclhwso. */
5695 /* nmaclhw - nmaclhw. - nmaclhwo - nmaclhwo. */
5696 /* nmaclhws - nmaclhws. - nmaclhwso - nmaclhwso. */
5697 /* mullhw - mullhw. */
5698 tcg_gen_ext16s_tltcg_gen_ext16s_i32(t0, cpu_gpr[ra]);
5699 tcg_gen_ext16s_tltcg_gen_ext16s_i32(t1, cpu_gpr[rb]);
5700 break;
5701 case 0x0C:
5702 /* maclhwu - maclhwu. - maclhwuo - maclhwuo. */
5703 /* maclhwsu - maclhwsu. - maclhwsuo - maclhwsuo. */
5704 /* mullhwu - mullhwu. */
5705 tcg_gen_ext16u_tltcg_gen_ext16u_i32(t0, cpu_gpr[ra]);
5706 tcg_gen_ext16u_tltcg_gen_ext16u_i32(t1, cpu_gpr[rb]);
5707 break;
5708 }
5709 if (opc2 & 0x04) {
5710 /* (n)multiply-and-accumulate (0x0C / 0x0E) */
5711 tcg_gen_mul_tltcg_gen_mul_i32(t1, t0, t1);
5712 if (opc2 & 0x02) {
5713 /* nmultiply-and-accumulate (0x0E) */
5714 tcg_gen_sub_tltcg_gen_sub_i32(t0, cpu_gpr[rt], t1);
5715 } else {
5716 /* multiply-and-accumulate (0x0C) */
5717 tcg_gen_add_tltcg_gen_add_i32(t0, cpu_gpr[rt], t1);
5718 }
5719
5720 if (opc3 & 0x12) {
5721 /* Check overflow and/or saturate */
5722 int l1 = gen_new_label();
5723
5724 if (opc3 & 0x10) {
5725 /* Start with XER OV disabled, the most likely case */
5726 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 0);
5727 }
5728 if (opc3 & 0x01) {
5729 /* Signed */
5730 tcg_gen_xor_tltcg_gen_xor_i32(t1, cpu_gpr[rt], t1);
5731 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_GE, t1, 0, l1);
5732 tcg_gen_xor_tltcg_gen_xor_i32(t1, cpu_gpr[rt], t0);
5733 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_LT, t1, 0, l1);
5734 if (opc3 & 0x02) {
5735 /* Saturate */
5736 tcg_gen_sari_tltcg_gen_sari_i32(t0, cpu_gpr[rt], 31);
5737 tcg_gen_xori_tltcg_gen_xori_i32(t0, t0, 0x7fffffff);
5738 }
5739 } else {
5740 /* Unsigned */
5741 tcg_gen_brcond_tltcg_gen_brcond_i32(TCG_COND_GEU, t0, t1, l1);
5742 if (opc3 & 0x02) {
5743 /* Saturate */
5744 tcg_gen_movi_tltcg_gen_movi_i32(t0, UINT32_MAX(4294967295U));
5745 }
5746 }
5747 if (opc3 & 0x10) {
5748 /* Check overflow */
5749 tcg_gen_movi_tltcg_gen_movi_i32(cpu_ov, 1);
5750 tcg_gen_movi_tltcg_gen_movi_i32(cpu_so, 1);
5751 }
5752 gen_set_label(l1);
5753 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rt], t0);
5754 }
5755 } else {
5756 tcg_gen_mul_tltcg_gen_mul_i32(cpu_gpr[rt], t0, t1);
5757 }
5758 tcg_temp_freetcg_temp_free_i32(t0);
5759 tcg_temp_freetcg_temp_free_i32(t1);
5760 if (unlikely(Rc)__builtin_expect(!!(Rc), 0) != 0) {
5761 /* Update Rc0 */
5762 gen_set_Rc0(ctx, cpu_gpr[rt]);
5763 }
5764}
5765
5766#define GEN_MAC_HANDLER(name, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
5767static void glue(gen_, name)gen_name(DisasContext *ctx) \
5768{ \
5769 gen_405_mulladd_insn(ctx, opc2, opc3, rA(ctx->opcode), rB(ctx->opcode), \
5770 rD(ctx->opcode), Rc(ctx->opcode)); \
5771}
5772
5773/* macchw - macchw. */
5774GEN_MAC_HANDLER(macchw, 0x0C, 0x05){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchw, }, .oname = "macchw", };
5775/* macchwo - macchwo. */
5776GEN_MAC_HANDLER(macchwo, 0x0C, 0x15){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwo, }, .oname = "macchwo", };
5777/* macchws - macchws. */
5778GEN_MAC_HANDLER(macchws, 0x0C, 0x07){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchws, }, .oname = "macchws", };
5779/* macchwso - macchwso. */
5780GEN_MAC_HANDLER(macchwso, 0x0C, 0x17){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwso, }, .oname = "macchwso", };
5781/* macchwsu - macchwsu. */
5782GEN_MAC_HANDLER(macchwsu, 0x0C, 0x06){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwsu, }, .oname = "macchwsu", };
5783/* macchwsuo - macchwsuo. */
5784GEN_MAC_HANDLER(macchwsuo, 0x0C, 0x16){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwsuo, }, .oname = "macchwsuo", };
5785/* macchwu - macchwu. */
5786GEN_MAC_HANDLER(macchwu, 0x0C, 0x04){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwu, }, .oname = "macchwu", };
5787/* macchwuo - macchwuo. */
5788GEN_MAC_HANDLER(macchwuo, 0x0C, 0x14){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwuo, }, .oname = "macchwuo", };
5789/* machhw - machhw. */
5790GEN_MAC_HANDLER(machhw, 0x0C, 0x01){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhw, }, .oname = "machhw", };
5791/* machhwo - machhwo. */
5792GEN_MAC_HANDLER(machhwo, 0x0C, 0x11){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwo, }, .oname = "machhwo", };
5793/* machhws - machhws. */
5794GEN_MAC_HANDLER(machhws, 0x0C, 0x03){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhws, }, .oname = "machhws", };
5795/* machhwso - machhwso. */
5796GEN_MAC_HANDLER(machhwso, 0x0C, 0x13){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwso, }, .oname = "machhwso", };
5797/* machhwsu - machhwsu. */
5798GEN_MAC_HANDLER(machhwsu, 0x0C, 0x02){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwsu, }, .oname = "machhwsu", };
5799/* machhwsuo - machhwsuo. */
5800GEN_MAC_HANDLER(machhwsuo, 0x0C, 0x12){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwsuo, }, .oname = "machhwsuo", };
5801/* machhwu - machhwu. */
5802GEN_MAC_HANDLER(machhwu, 0x0C, 0x00){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwu, }, .oname = "machhwu", };
5803/* machhwuo - machhwuo. */
5804GEN_MAC_HANDLER(machhwuo, 0x0C, 0x10){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwuo, }, .oname = "machhwuo", };
5805/* maclhw - maclhw. */
5806GEN_MAC_HANDLER(maclhw, 0x0C, 0x0D){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhw, }, .oname = "maclhw", };
5807/* maclhwo - maclhwo. */
5808GEN_MAC_HANDLER(maclhwo, 0x0C, 0x1D){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwo, }, .oname = "maclhwo", };
5809/* maclhws - maclhws. */
5810GEN_MAC_HANDLER(maclhws, 0x0C, 0x0F){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhws, }, .oname = "maclhws", };
5811/* maclhwso - maclhwso. */
5812GEN_MAC_HANDLER(maclhwso, 0x0C, 0x1F){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwso, }, .oname = "maclhwso", };
5813/* maclhwu - maclhwu. */
5814GEN_MAC_HANDLER(maclhwu, 0x0C, 0x0C){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwu, }, .oname = "maclhwu", };
5815/* maclhwuo - maclhwuo. */
5816GEN_MAC_HANDLER(maclhwuo, 0x0C, 0x1C){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwuo, }, .oname = "maclhwuo", };
5817/* maclhwsu - maclhwsu. */
5818GEN_MAC_HANDLER(maclhwsu, 0x0C, 0x0E){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwsu, }, .oname = "maclhwsu", };
5819/* maclhwsuo - maclhwsuo. */
5820GEN_MAC_HANDLER(maclhwsuo, 0x0C, 0x1E){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwsuo, }, .oname = "maclhwsuo", };
5821/* nmacchw - nmacchw. */
5822GEN_MAC_HANDLER(nmacchw, 0x0E, 0x05){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmacchw, }, .oname = "nmacchw", };
5823/* nmacchwo - nmacchwo. */
5824GEN_MAC_HANDLER(nmacchwo, 0x0E, 0x15){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmacchwo, }, .oname = "nmacchwo", };
5825/* nmacchws - nmacchws. */
5826GEN_MAC_HANDLER(nmacchws, 0x0E, 0x07){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmacchws, }, .oname = "nmacchws", };
5827/* nmacchwso - nmacchwso. */
5828GEN_MAC_HANDLER(nmacchwso, 0x0E, 0x17){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmacchwso, }, .oname = "nmacchwso", };
5829/* nmachhw - nmachhw. */
5830GEN_MAC_HANDLER(nmachhw, 0x0E, 0x01){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmachhw, }, .oname = "nmachhw", };
5831/* nmachhwo - nmachhwo. */
5832GEN_MAC_HANDLER(nmachhwo, 0x0E, 0x11){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmachhwo, }, .oname = "nmachhwo", };
5833/* nmachhws - nmachhws. */
5834GEN_MAC_HANDLER(nmachhws, 0x0E, 0x03){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmachhws, }, .oname = "nmachhws", };
5835/* nmachhwso - nmachhwso. */
5836GEN_MAC_HANDLER(nmachhwso, 0x0E, 0x13){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmachhwso, }, .oname = "nmachhwso", };
5837/* nmaclhw - nmaclhw. */
5838GEN_MAC_HANDLER(nmaclhw, 0x0E, 0x0D){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmaclhw, }, .oname = "nmaclhw", };
5839/* nmaclhwo - nmaclhwo. */
5840GEN_MAC_HANDLER(nmaclhwo, 0x0E, 0x1D){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmaclhwo, }, .oname = "nmaclhwo", };
5841/* nmaclhws - nmaclhws. */
5842GEN_MAC_HANDLER(nmaclhws, 0x0E, 0x0F){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmaclhws, }, .oname = "nmaclhws", };
5843/* nmaclhwso - nmaclhwso. */
5844GEN_MAC_HANDLER(nmaclhwso, 0x0E, 0x1F){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmaclhwso, }, .oname = "nmaclhwso", };
5845
5846/* mulchw - mulchw. */
5847GEN_MAC_HANDLER(mulchw, 0x08, 0x05){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mulchw, }, .oname = "mulchw", };
5848/* mulchwu - mulchwu. */
5849GEN_MAC_HANDLER(mulchwu, 0x08, 0x04){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mulchwu, }, .oname = "mulchwu", };
5850/* mulhhw - mulhhw. */
5851GEN_MAC_HANDLER(mulhhw, 0x08, 0x01){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mulhhw, }, .oname = "mulhhw", };
5852/* mulhhwu - mulhhwu. */
5853GEN_MAC_HANDLER(mulhhwu, 0x08, 0x00){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mulhhwu, }, .oname = "mulhhwu", };
5854/* mullhw - mullhw. */
5855GEN_MAC_HANDLER(mullhw, 0x08, 0x0D){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mullhw, }, .oname = "mullhw", };
5856/* mullhwu - mullhwu. */
5857GEN_MAC_HANDLER(mullhwu, 0x08, 0x0C){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mullhwu, }, .oname = "mullhwu", };
5858
5859/* mfdcr */
5860static void gen_mfdcr(DisasContext *ctx)
5861{
5862#if defined(CONFIG_USER_ONLY)
5863 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
5864#else
5865 TCGvTCGv_i32 dcrn;
5866 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5867 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
5868 return;
5869 }
5870 /* NIP cannot be restored if the memory exception comes from an helper */
5871 gen_update_nip(ctx, ctx->nip - 4);
5872 dcrn = tcg_const_tltcg_const_i32(SPR(ctx->opcode));
5873 gen_helper_load_dcr(cpu_gpr[rD(ctx->opcode)], cpu_env, dcrn);
5874 tcg_temp_freetcg_temp_free_i32(dcrn);
5875#endif
5876}
5877
5878/* mtdcr */
5879static void gen_mtdcr(DisasContext *ctx)
5880{
5881#if defined(CONFIG_USER_ONLY)
5882 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
5883#else
5884 TCGvTCGv_i32 dcrn;
5885 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5886 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
5887 return;
5888 }
5889 /* NIP cannot be restored if the memory exception comes from an helper */
5890 gen_update_nip(ctx, ctx->nip - 4);
5891 dcrn = tcg_const_tltcg_const_i32(SPR(ctx->opcode));
5892 gen_helper_store_dcr(cpu_env, dcrn, cpu_gpr[rS(ctx->opcode)]);
5893 tcg_temp_freetcg_temp_free_i32(dcrn);
5894#endif
5895}
5896
5897/* mfdcrx */
5898/* XXX: not implemented on 440 ? */
5899static void gen_mfdcrx(DisasContext *ctx)
5900{
5901#if defined(CONFIG_USER_ONLY)
5902 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
5903#else
5904 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5905 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
5906 return;
5907 }
5908 /* NIP cannot be restored if the memory exception comes from an helper */
5909 gen_update_nip(ctx, ctx->nip - 4);
5910 gen_helper_load_dcr(cpu_gpr[rD(ctx->opcode)], cpu_env,
5911 cpu_gpr[rA(ctx->opcode)]);
5912 /* Note: Rc update flag set leads to undefined state of Rc0 */
5913#endif
5914}
5915
5916/* mtdcrx */
5917/* XXX: not implemented on 440 ? */
5918static void gen_mtdcrx(DisasContext *ctx)
5919{
5920#if defined(CONFIG_USER_ONLY)
5921 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
5922#else
5923 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5924 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_REG);
5925 return;
5926 }
5927 /* NIP cannot be restored if the memory exception comes from an helper */
5928 gen_update_nip(ctx, ctx->nip - 4);
5929 gen_helper_store_dcr(cpu_env, cpu_gpr[rA(ctx->opcode)],
5930 cpu_gpr[rS(ctx->opcode)]);
5931 /* Note: Rc update flag set leads to undefined state of Rc0 */
5932#endif
5933}
5934
5935/* mfdcrux (PPC 460) : user-mode access to DCR */
5936static void gen_mfdcrux(DisasContext *ctx)
5937{
5938 /* NIP cannot be restored if the memory exception comes from an helper */
5939 gen_update_nip(ctx, ctx->nip - 4);
5940 gen_helper_load_dcr(cpu_gpr[rD(ctx->opcode)], cpu_env,
5941 cpu_gpr[rA(ctx->opcode)]);
5942 /* Note: Rc update flag set leads to undefined state of Rc0 */
5943}
5944
5945/* mtdcrux (PPC 460) : user-mode access to DCR */
5946static void gen_mtdcrux(DisasContext *ctx)
5947{
5948 /* NIP cannot be restored if the memory exception comes from an helper */
5949 gen_update_nip(ctx, ctx->nip - 4);
5950 gen_helper_store_dcr(cpu_env, cpu_gpr[rA(ctx->opcode)],
5951 cpu_gpr[rS(ctx->opcode)]);
5952 /* Note: Rc update flag set leads to undefined state of Rc0 */
5953}
5954
5955/* dccci */
5956static void gen_dccci(DisasContext *ctx)
5957{
5958#if defined(CONFIG_USER_ONLY)
5959 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5960#else
5961 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5962 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5963 return;
5964 }
5965 /* interpreted as no-op */
5966#endif
5967}
5968
5969/* dcread */
5970static void gen_dcread(DisasContext *ctx)
5971{
5972#if defined(CONFIG_USER_ONLY)
5973 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5974#else
5975 TCGvTCGv_i32 EA, val;
5976 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
5977 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
5978 return;
5979 }
5980 gen_set_access_type(ctx, ACCESS_CACHE);
5981 EA = tcg_temp_new()tcg_temp_new_i32();
5982 gen_addr_reg_index(ctx, EA);
5983 val = tcg_temp_new()tcg_temp_new_i32();
5984 gen_qemu_ld32u(ctx, val, EA);
5985 tcg_temp_freetcg_temp_free_i32(val);
5986 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], EA);
5987 tcg_temp_freetcg_temp_free_i32(EA);
5988#endif
5989}
5990
5991/* icbt */
5992static void gen_icbt_40x(DisasContext *ctx)
5993{
5994 /* interpreted as no-op */
5995 /* XXX: specification say this is treated as a load by the MMU
5996 * but does not generate any exception
5997 */
5998}
5999
6000/* iccci */
6001static void gen_iccci(DisasContext *ctx)
6002{
6003#if defined(CONFIG_USER_ONLY)
6004 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6005#else
6006 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6007 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6008 return;
6009 }
6010 /* interpreted as no-op */
6011#endif
6012}
6013
6014/* icread */
6015static void gen_icread(DisasContext *ctx)
6016{
6017#if defined(CONFIG_USER_ONLY)
6018 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6019#else
6020 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6021 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6022 return;
6023 }
6024 /* interpreted as no-op */
6025#endif
6026}
6027
6028/* rfci (mem_idx only) */
6029static void gen_rfci_40x(DisasContext *ctx)
6030{
6031#if defined(CONFIG_USER_ONLY)
6032 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6033#else
6034 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6035 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6036 return;
6037 }
6038 /* Restore CPU state */
6039 gen_helper_40x_rfci(cpu_env);
6040 gen_sync_exception(ctx);
6041#endif
6042}
6043
6044static void gen_rfci(DisasContext *ctx)
6045{
6046#if defined(CONFIG_USER_ONLY)
6047 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6048#else
6049 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6050 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6051 return;
6052 }
6053 /* Restore CPU state */
6054 gen_helper_rfci(cpu_env);
6055 gen_sync_exception(ctx);
6056#endif
6057}
6058
6059/* BookE specific */
6060
6061/* XXX: not implemented on 440 ? */
6062static void gen_rfdi(DisasContext *ctx)
6063{
6064#if defined(CONFIG_USER_ONLY)
6065 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6066#else
6067 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6068 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6069 return;
6070 }
6071 /* Restore CPU state */
6072 gen_helper_rfdi(cpu_env);
6073 gen_sync_exception(ctx);
6074#endif
6075}
6076
6077/* XXX: not implemented on 440 ? */
6078static void gen_rfmci(DisasContext *ctx)
6079{
6080#if defined(CONFIG_USER_ONLY)
6081 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6082#else
6083 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6084 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6085 return;
6086 }
6087 /* Restore CPU state */
6088 gen_helper_rfmci(cpu_env);
6089 gen_sync_exception(ctx);
6090#endif
6091}
6092
6093/* TLB management - PowerPC 405 implementation */
6094
6095/* tlbre */
6096static void gen_tlbre_40x(DisasContext *ctx)
6097{
6098#if defined(CONFIG_USER_ONLY)
6099 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6100#else
6101 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6102 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6103 return;
6104 }
6105 switch (rB(ctx->opcode)) {
6106 case 0:
6107 gen_helper_4xx_tlbre_hi(cpu_gpr[rD(ctx->opcode)], cpu_env,
6108 cpu_gpr[rA(ctx->opcode)]);
6109 break;
6110 case 1:
6111 gen_helper_4xx_tlbre_lo(cpu_gpr[rD(ctx->opcode)], cpu_env,
6112 cpu_gpr[rA(ctx->opcode)]);
6113 break;
6114 default:
6115 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
6116 break;
6117 }
6118#endif
6119}
6120
6121/* tlbsx - tlbsx. */
6122static void gen_tlbsx_40x(DisasContext *ctx)
6123{
6124#if defined(CONFIG_USER_ONLY)
6125 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6126#else
6127 TCGvTCGv_i32 t0;
6128 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6129 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6130 return;
6131 }
6132 t0 = tcg_temp_new()tcg_temp_new_i32();
6133 gen_addr_reg_index(ctx, t0);
6134 gen_helper_4xx_tlbsx(cpu_gpr[rD(ctx->opcode)], cpu_env, t0);
6135 tcg_temp_freetcg_temp_free_i32(t0);
6136 if (Rc(ctx->opcode)) {
6137 int l1 = gen_new_label();
6138 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(cpu_crf[0], cpu_so);
6139 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_EQ, cpu_gpr[rD(ctx->opcode)], -1, l1);
6140 tcg_gen_ori_i32(cpu_crf[0], cpu_crf[0], 0x02);
6141 gen_set_label(l1);
6142 }
6143#endif
6144}
6145
6146/* tlbwe */
6147static void gen_tlbwe_40x(DisasContext *ctx)
6148{
6149#if defined(CONFIG_USER_ONLY)
6150 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6151#else
6152 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6153 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6154 return;
6155 }
6156 switch (rB(ctx->opcode)) {
6157 case 0:
6158 gen_helper_4xx_tlbwe_hi(cpu_env, cpu_gpr[rA(ctx->opcode)],
6159 cpu_gpr[rS(ctx->opcode)]);
6160 break;
6161 case 1:
6162 gen_helper_4xx_tlbwe_lo(cpu_env, cpu_gpr[rA(ctx->opcode)],
6163 cpu_gpr[rS(ctx->opcode)]);
6164 break;
6165 default:
6166 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
6167 break;
6168 }
6169#endif
6170}
6171
6172/* TLB management - PowerPC 440 implementation */
6173
6174/* tlbre */
6175static void gen_tlbre_440(DisasContext *ctx)
6176{
6177#if defined(CONFIG_USER_ONLY)
6178 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6179#else
6180 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6181 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6182 return;
6183 }
6184 switch (rB(ctx->opcode)) {
6185 case 0:
6186 case 1:
6187 case 2:
6188 {
6189 TCGv_i32 t0 = tcg_const_i32(rB(ctx->opcode));
6190 gen_helper_440_tlbre(cpu_gpr[rD(ctx->opcode)], cpu_env,
6191 t0, cpu_gpr[rA(ctx->opcode)]);
6192 tcg_temp_free_i32(t0);
6193 }
6194 break;
6195 default:
6196 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
6197 break;
6198 }
6199#endif
6200}
6201
6202/* tlbsx - tlbsx. */
6203static void gen_tlbsx_440(DisasContext *ctx)
6204{
6205#if defined(CONFIG_USER_ONLY)
6206 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6207#else
6208 TCGvTCGv_i32 t0;
6209 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6210 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6211 return;
6212 }
6213 t0 = tcg_temp_new()tcg_temp_new_i32();
6214 gen_addr_reg_index(ctx, t0);
6215 gen_helper_440_tlbsx(cpu_gpr[rD(ctx->opcode)], cpu_env, t0);
6216 tcg_temp_freetcg_temp_free_i32(t0);
6217 if (Rc(ctx->opcode)) {
6218 int l1 = gen_new_label();
6219 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(cpu_crf[0], cpu_so);
6220 tcg_gen_brcondi_tltcg_gen_brcondi_i32(TCG_COND_EQ, cpu_gpr[rD(ctx->opcode)], -1, l1);
6221 tcg_gen_ori_i32(cpu_crf[0], cpu_crf[0], 0x02);
6222 gen_set_label(l1);
6223 }
6224#endif
6225}
6226
6227/* tlbwe */
6228static void gen_tlbwe_440(DisasContext *ctx)
6229{
6230#if defined(CONFIG_USER_ONLY)
6231 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6232#else
6233 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6234 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6235 return;
6236 }
6237 switch (rB(ctx->opcode)) {
6238 case 0:
6239 case 1:
6240 case 2:
6241 {
6242 TCGv_i32 t0 = tcg_const_i32(rB(ctx->opcode));
6243 gen_helper_440_tlbwe(cpu_env, t0, cpu_gpr[rA(ctx->opcode)],
6244 cpu_gpr[rS(ctx->opcode)]);
6245 tcg_temp_free_i32(t0);
6246 }
6247 break;
6248 default:
6249 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
6250 break;
6251 }
6252#endif
6253}
6254
6255/* TLB management - PowerPC BookE 2.06 implementation */
6256
6257/* tlbre */
6258static void gen_tlbre_booke206(DisasContext *ctx)
6259{
6260#if defined(CONFIG_USER_ONLY)
6261 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6262#else
6263 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6264 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6265 return;
6266 }
6267
6268 gen_helper_booke206_tlbre(cpu_env);
6269#endif
6270}
6271
6272/* tlbsx - tlbsx. */
6273static void gen_tlbsx_booke206(DisasContext *ctx)
6274{
6275#if defined(CONFIG_USER_ONLY)
6276 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6277#else
6278 TCGvTCGv_i32 t0;
6279 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6280 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6281 return;
6282 }
6283
6284 if (rA(ctx->opcode)) {
6285 t0 = tcg_temp_new()tcg_temp_new_i32();
6286 tcg_gen_mov_tltcg_gen_mov_i32(t0, cpu_gpr[rD(ctx->opcode)]);
6287 } else {
6288 t0 = tcg_const_tltcg_const_i32(0);
6289 }
6290
6291 tcg_gen_add_tltcg_gen_add_i32(t0, t0, cpu_gpr[rB(ctx->opcode)]);
6292 gen_helper_booke206_tlbsx(cpu_env, t0);
6293#endif
6294}
6295
6296/* tlbwe */
6297static void gen_tlbwe_booke206(DisasContext *ctx)
6298{
6299#if defined(CONFIG_USER_ONLY)
6300 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6301#else
6302 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6303 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6304 return;
6305 }
6306 gen_update_nip(ctx, ctx->nip - 4);
6307 gen_helper_booke206_tlbwe(cpu_env);
6308#endif
6309}
6310
6311static void gen_tlbivax_booke206(DisasContext *ctx)
6312{
6313#if defined(CONFIG_USER_ONLY)
6314 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6315#else
6316 TCGvTCGv_i32 t0;
6317 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6318 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6319 return;
6320 }
6321
6322 t0 = tcg_temp_new()tcg_temp_new_i32();
6323 gen_addr_reg_index(ctx, t0);
6324
6325 gen_helper_booke206_tlbivax(cpu_env, t0);
6326#endif
6327}
6328
6329static void gen_tlbilx_booke206(DisasContext *ctx)
6330{
6331#if defined(CONFIG_USER_ONLY)
6332 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6333#else
6334 TCGvTCGv_i32 t0;
6335 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6336 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6337 return;
6338 }
6339
6340 t0 = tcg_temp_new()tcg_temp_new_i32();
6341 gen_addr_reg_index(ctx, t0);
6342
6343 switch((ctx->opcode >> 21) & 0x3) {
6344 case 0:
6345 gen_helper_booke206_tlbilx0(cpu_env, t0);
6346 break;
6347 case 1:
6348 gen_helper_booke206_tlbilx1(cpu_env, t0);
6349 break;
6350 case 3:
6351 gen_helper_booke206_tlbilx3(cpu_env, t0);
6352 break;
6353 default:
6354 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
6355 break;
6356 }
6357
6358 tcg_temp_freetcg_temp_free_i32(t0);
6359#endif
6360}
6361
6362
6363/* wrtee */
6364static void gen_wrtee(DisasContext *ctx)
6365{
6366#if defined(CONFIG_USER_ONLY)
6367 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6368#else
6369 TCGvTCGv_i32 t0;
6370 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6371 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6372 return;
6373 }
6374 t0 = tcg_temp_new()tcg_temp_new_i32();
6375 tcg_gen_andi_tltcg_gen_andi_i32(t0, cpu_gpr[rD(ctx->opcode)], (1 << MSR_EE15));
6376 tcg_gen_andi_tltcg_gen_andi_i32(cpu_msr, cpu_msr, ~(1 << MSR_EE15));
6377 tcg_gen_or_tltcg_gen_or_i32(cpu_msr, cpu_msr, t0);
6378 tcg_temp_freetcg_temp_free_i32(t0);
6379 /* Stop translation to have a chance to raise an exception
6380 * if we just set msr_ee to 1
6381 */
6382 gen_stop_exception(ctx);
6383#endif
6384}
6385
6386/* wrteei */
6387static void gen_wrteei(DisasContext *ctx)
6388{
6389#if defined(CONFIG_USER_ONLY)
6390 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6391#else
6392 if (unlikely(!ctx->mem_idx)__builtin_expect(!!(!ctx->mem_idx), 0)) {
6393 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6394 return;
6395 }
6396 if (ctx->opcode & 0x00008000) {
6397 tcg_gen_ori_tltcg_gen_ori_i32(cpu_msr, cpu_msr, (1 << MSR_EE15));
6398 /* Stop translation to have a chance to raise an exception */
6399 gen_stop_exception(ctx);
6400 } else {
6401 tcg_gen_andi_tltcg_gen_andi_i32(cpu_msr, cpu_msr, ~(1 << MSR_EE15));
6402 }
6403#endif
6404}
6405
6406/* PowerPC 440 specific instructions */
6407
6408/* dlmzb */
6409static void gen_dlmzb(DisasContext *ctx)
6410{
6411 TCGv_i32 t0 = tcg_const_i32(Rc(ctx->opcode));
6412 gen_helper_dlmzb(cpu_gpr[rA(ctx->opcode)], cpu_env,
6413 cpu_gpr[rS(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], t0);
6414 tcg_temp_free_i32(t0);
6415}
6416
6417/* mbar replaces eieio on 440 */
6418static void gen_mbar(DisasContext *ctx)
6419{
6420 /* interpreted as no-op */
6421}
6422
6423/* msync replaces sync on 440 */
6424static void gen_msync_4xx(DisasContext *ctx)
6425{
6426 /* interpreted as no-op */
6427}
6428
6429/* icbt */
6430static void gen_icbt_440(DisasContext *ctx)
6431{
6432 /* interpreted as no-op */
6433 /* XXX: specification say this is treated as a load by the MMU
6434 * but does not generate any exception
6435 */
6436}
6437
6438/* Embedded.Processor Control */
6439
6440static void gen_msgclr(DisasContext *ctx)
6441{
6442#if defined(CONFIG_USER_ONLY)
6443 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6444#else
6445 if (unlikely(ctx->mem_idx == 0)__builtin_expect(!!(ctx->mem_idx == 0), 0)) {
6446 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6447 return;
6448 }
6449
6450 gen_helper_msgclr(cpu_env, cpu_gpr[rB(ctx->opcode)]);
6451#endif
6452}
6453
6454static void gen_msgsnd(DisasContext *ctx)
6455{
6456#if defined(CONFIG_USER_ONLY)
6457 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6458#else
6459 if (unlikely(ctx->mem_idx == 0)__builtin_expect(!!(ctx->mem_idx == 0), 0)) {
6460 gen_inval_exception(ctx, POWERPC_EXCP_PRIV_OPC);
6461 return;
6462 }
6463
6464 gen_helper_msgsnd(cpu_gpr[rB(ctx->opcode)]);
6465#endif
6466}
6467
6468/*** Altivec vector extension ***/
6469/* Altivec registers moves */
6470
6471static inline TCGv_ptr gen_avr_ptr(int reg)
6472{
6473 TCGv_ptr r = tcg_temp_new_ptr()__extension__ ({ TCGv_ptr make_tcgv_tmp = {((tcg_temp_new_i64
()).i64)}; make_tcgv_tmp; });
6474 tcg_gen_addi_ptr(r, cpu_env, offsetof(CPUPPCState, avr[reg]))tcg_gen_addi_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {(
(r).iptr)}; make_tcgv_tmp;}), __extension__ ({ TCGv_i64 make_tcgv_tmp
= {((cpu_env).iptr)}; make_tcgv_tmp;}), (__builtin_offsetof(
CPUPPCState, avr[reg])));
6475 return r;
6476}
6477
6478#define GEN_VR_LDX(name, opc2, opc3){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
6479static void glue(gen_, name)gen_name(DisasContext *ctx) \
6480{ \
6481 TCGvTCGv_i32 EA; \
6482 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6483 gen_exception(ctx, POWERPC_EXCP_VPU); \
6484 return; \
6485 } \
6486 gen_set_access_type(ctx, ACCESS_INT); \
6487 EA = tcg_temp_new()tcg_temp_new_i32(); \
6488 gen_addr_reg_index(ctx, EA); \
6489 tcg_gen_andi_tltcg_gen_andi_i32(EA, EA, ~0xf); \
6490 if (ctx->le_mode) { \
6491 gen_qemu_ld64(ctx, cpu_avrl[rD(ctx->opcode)], EA); \
6492 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8); \
6493 gen_qemu_ld64(ctx, cpu_avrh[rD(ctx->opcode)], EA); \
6494 } else { \
6495 gen_qemu_ld64(ctx, cpu_avrh[rD(ctx->opcode)], EA); \
6496 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8); \
6497 gen_qemu_ld64(ctx, cpu_avrl[rD(ctx->opcode)], EA); \
6498 } \
6499 tcg_temp_freetcg_temp_free_i32(EA); \
6500}
6501
6502#define GEN_VR_STX(name, opc2, opc3){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stname, }, .oname = "stname", } \
6503static void gen_st##name(DisasContext *ctx) \
6504{ \
6505 TCGvTCGv_i32 EA; \
6506 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6507 gen_exception(ctx, POWERPC_EXCP_VPU); \
6508 return; \
6509 } \
6510 gen_set_access_type(ctx, ACCESS_INT); \
6511 EA = tcg_temp_new()tcg_temp_new_i32(); \
6512 gen_addr_reg_index(ctx, EA); \
6513 tcg_gen_andi_tltcg_gen_andi_i32(EA, EA, ~0xf); \
6514 if (ctx->le_mode) { \
6515 gen_qemu_st64(ctx, cpu_avrl[rD(ctx->opcode)], EA); \
6516 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8); \
6517 gen_qemu_st64(ctx, cpu_avrh[rD(ctx->opcode)], EA); \
6518 } else { \
6519 gen_qemu_st64(ctx, cpu_avrh[rD(ctx->opcode)], EA); \
6520 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8); \
6521 gen_qemu_st64(ctx, cpu_avrl[rD(ctx->opcode)], EA); \
6522 } \
6523 tcg_temp_freetcg_temp_free_i32(EA); \
6524}
6525
6526#define GEN_VR_LVE(name, opc2, opc3){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvename, }, .oname = "lvename", } \
6527static void gen_lve##name(DisasContext *ctx) \
6528 { \
6529 TCGvTCGv_i32 EA; \
6530 TCGv_ptr rs; \
6531 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6532 gen_exception(ctx, POWERPC_EXCP_VPU); \
6533 return; \
6534 } \
6535 gen_set_access_type(ctx, ACCESS_INT); \
6536 EA = tcg_temp_new()tcg_temp_new_i32(); \
6537 gen_addr_reg_index(ctx, EA); \
6538 rs = gen_avr_ptr(rS(ctx->opcode)); \
6539 gen_helper_lve##name(cpu_env, rs, EA); \
6540 tcg_temp_freetcg_temp_free_i32(EA); \
6541 tcg_temp_free_ptr(rs)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rs).iptr)}; make_tcgv_tmp;})); \
6542 }
6543
6544#define GEN_VR_STVE(name, opc2, opc3){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stvename, }, .oname = "stvename", } \
6545static void gen_stve##name(DisasContext *ctx) \
6546 { \
6547 TCGvTCGv_i32 EA; \
6548 TCGv_ptr rs; \
6549 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6550 gen_exception(ctx, POWERPC_EXCP_VPU); \
6551 return; \
6552 } \
6553 gen_set_access_type(ctx, ACCESS_INT); \
6554 EA = tcg_temp_new()tcg_temp_new_i32(); \
6555 gen_addr_reg_index(ctx, EA); \
6556 rs = gen_avr_ptr(rS(ctx->opcode)); \
6557 gen_helper_stve##name(cpu_env, rs, EA); \
6558 tcg_temp_freetcg_temp_free_i32(EA); \
6559 tcg_temp_free_ptr(rs)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rs).iptr)}; make_tcgv_tmp;})); \
6560 }
6561
6562GEN_VR_LDX(lvx, 0x07, 0x03){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvx, }, .oname = "lvx", };
6563/* As we don't emulate the cache, lvxl is stricly equivalent to lvx */
6564GEN_VR_LDX(lvxl, 0x07, 0x0B){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvxl, }, .oname = "lvxl", };
6565
6566GEN_VR_LVE(bx, 0x07, 0x00){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvebx, }, .oname = "lvebx", };
6567GEN_VR_LVE(hx, 0x07, 0x01){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvehx, }, .oname = "lvehx", };
6568GEN_VR_LVE(wx, 0x07, 0x02){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvewx, }, .oname = "lvewx", };
6569
6570GEN_VR_STX(svx, 0x07, 0x07){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stsvx, }, .oname = "stsvx", };
6571/* As we don't emulate the cache, stvxl is stricly equivalent to stvx */
6572GEN_VR_STX(svxl, 0x07, 0x0F){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stsvxl, }, .oname = "stsvxl", };
6573
6574GEN_VR_STVE(bx, 0x07, 0x04){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stvebx, }, .oname = "stvebx", };
6575GEN_VR_STVE(hx, 0x07, 0x05){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stvehx, }, .oname = "stvehx", };
6576GEN_VR_STVE(wx, 0x07, 0x06){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stvewx, }, .oname = "stvewx", };
6577
6578static void gen_lvsl(DisasContext *ctx)
6579{
6580 TCGv_ptr rd;
6581 TCGvTCGv_i32 EA;
6582 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
6583 gen_exception(ctx, POWERPC_EXCP_VPU);
6584 return;
6585 }
6586 EA = tcg_temp_new()tcg_temp_new_i32();
6587 gen_addr_reg_index(ctx, EA);
6588 rd = gen_avr_ptr(rD(ctx->opcode));
6589 gen_helper_lvsl(rd, EA);
6590 tcg_temp_freetcg_temp_free_i32(EA);
6591 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;}));
6592}
6593
6594static void gen_lvsr(DisasContext *ctx)
6595{
6596 TCGv_ptr rd;
6597 TCGvTCGv_i32 EA;
6598 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
6599 gen_exception(ctx, POWERPC_EXCP_VPU);
6600 return;
6601 }
6602 EA = tcg_temp_new()tcg_temp_new_i32();
6603 gen_addr_reg_index(ctx, EA);
6604 rd = gen_avr_ptr(rD(ctx->opcode));
6605 gen_helper_lvsr(rd, EA);
6606 tcg_temp_freetcg_temp_free_i32(EA);
6607 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;}));
6608}
6609
6610static void gen_mfvscr(DisasContext *ctx)
6611{
6612 TCGv_i32 t;
6613 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
6614 gen_exception(ctx, POWERPC_EXCP_VPU);
6615 return;
6616 }
6617 tcg_gen_movi_i64(cpu_avrh[rD(ctx->opcode)], 0);
6618 t = tcg_temp_new_i32();
6619 tcg_gen_ld_i32(t, cpu_env, offsetof(CPUPPCState, vscr)__builtin_offsetof(CPUPPCState, vscr));
6620 tcg_gen_extu_i32_i64(cpu_avrl[rD(ctx->opcode)], t);
6621 tcg_temp_free_i32(t);
6622}
6623
6624static void gen_mtvscr(DisasContext *ctx)
6625{
6626 TCGv_ptr p;
6627 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
6628 gen_exception(ctx, POWERPC_EXCP_VPU);
6629 return;
6630 }
6631 p = gen_avr_ptr(rD(ctx->opcode));
6632 gen_helper_mtvscr(cpu_env, p);
6633 tcg_temp_free_ptr(p)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((p).iptr)}; make_tcgv_tmp;}));
6634}
6635
6636/* Logical operations */
6637#define GEN_VX_LOGICAL(name, tcg_op, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
6638static void glue(gen_, name)gen_name(DisasContext *ctx) \
6639{ \
6640 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6641 gen_exception(ctx, POWERPC_EXCP_VPU); \
6642 return; \
6643 } \
6644 tcg_op(cpu_avrh[rD(ctx->opcode)], cpu_avrh[rA(ctx->opcode)], cpu_avrh[rB(ctx->opcode)]); \
6645 tcg_op(cpu_avrl[rD(ctx->opcode)], cpu_avrl[rA(ctx->opcode)], cpu_avrl[rB(ctx->opcode)]); \
6646}
6647
6648GEN_VX_LOGICAL(vand, tcg_gen_and_i64, 2, 16){ .opc1 = 0x04, .opc2 = 2, .opc3 = 16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vand, }, .oname = "vand", };
6649GEN_VX_LOGICAL(vandc, tcg_gen_andc_i64, 2, 17){ .opc1 = 0x04, .opc2 = 2, .opc3 = 17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vandc, }, .oname = "vandc", };
6650GEN_VX_LOGICAL(vor, tcg_gen_or_i64, 2, 18){ .opc1 = 0x04, .opc2 = 2, .opc3 = 18, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vor, }, .oname = "vor", };
6651GEN_VX_LOGICAL(vxor, tcg_gen_xor_i64, 2, 19){ .opc1 = 0x04, .opc2 = 2, .opc3 = 19, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vxor, }, .oname = "vxor", };
6652GEN_VX_LOGICAL(vnor, tcg_gen_nor_i64, 2, 20){ .opc1 = 0x04, .opc2 = 2, .opc3 = 20, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vnor, }, .oname = "vnor", };
6653
6654#define GEN_VXFORM(name, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
6655static void glue(gen_, name)gen_name(DisasContext *ctx) \
6656{ \
6657 TCGv_ptr ra, rb, rd; \
6658 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6659 gen_exception(ctx, POWERPC_EXCP_VPU); \
6660 return; \
6661 } \
6662 ra = gen_avr_ptr(rA(ctx->opcode)); \
6663 rb = gen_avr_ptr(rB(ctx->opcode)); \
6664 rd = gen_avr_ptr(rD(ctx->opcode)); \
6665 gen_helper_##name (rd, ra, rb); \
6666 tcg_temp_free_ptr(ra)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((ra).iptr)}; make_tcgv_tmp;})); \
6667 tcg_temp_free_ptr(rb)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rb).iptr)}; make_tcgv_tmp;})); \
6668 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;})); \
6669}
6670
6671#define GEN_VXFORM_ENV(name, opc2, opc3)static void gen_name(DisasContext *ctx) { TCGv_ptr ra, rb, rd
; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr(rA(ctx->
opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd = gen_avr_ptr
(rD(ctx->opcode)); gen_helper_name(cpu_env, rd, ra, rb); tcg_temp_free_i64
(__extension__ ({ TCGv_i64 make_tcgv_tmp = {((ra).iptr)}; make_tcgv_tmp
;})); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((rb).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rd).iptr)}; make_tcgv_tmp;}))
; } \
6672static void glue(gen_, name)gen_name(DisasContext *ctx) \
6673{ \
6674 TCGv_ptr ra, rb, rd; \
6675 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6676 gen_exception(ctx, POWERPC_EXCP_VPU); \
6677 return; \
6678 } \
6679 ra = gen_avr_ptr(rA(ctx->opcode)); \
6680 rb = gen_avr_ptr(rB(ctx->opcode)); \
6681 rd = gen_avr_ptr(rD(ctx->opcode)); \
6682 gen_helper_##name(cpu_env, rd, ra, rb); \
6683 tcg_temp_free_ptr(ra)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((ra).iptr)}; make_tcgv_tmp;})); \
6684 tcg_temp_free_ptr(rb)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rb).iptr)}; make_tcgv_tmp;})); \
6685 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;})); \
6686}
6687
6688GEN_VXFORM(vaddubm, 0, 0){ .opc1 = 0x04, .opc2 = 0, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vaddubm, }, .oname = "vaddubm", };
6689GEN_VXFORM(vadduhm, 0, 1){ .opc1 = 0x04, .opc2 = 0, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vadduhm, }, .oname = "vadduhm", };
6690GEN_VXFORM(vadduwm, 0, 2){ .opc1 = 0x04, .opc2 = 0, .opc3 = 2, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vadduwm, }, .oname = "vadduwm", };
6691GEN_VXFORM(vsububm, 0, 16){ .opc1 = 0x04, .opc2 = 0, .opc3 = 16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsububm, }, .oname = "vsububm", };
6692GEN_VXFORM(vsubuhm, 0, 17){ .opc1 = 0x04, .opc2 = 0, .opc3 = 17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubuhm, }, .oname = "vsubuhm", };
6693GEN_VXFORM(vsubuwm, 0, 18){ .opc1 = 0x04, .opc2 = 0, .opc3 = 18, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubuwm, }, .oname = "vsubuwm", };
6694GEN_VXFORM(vmaxub, 1, 0){ .opc1 = 0x04, .opc2 = 1, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxub, }, .oname = "vmaxub", };
6695GEN_VXFORM(vmaxuh, 1, 1){ .opc1 = 0x04, .opc2 = 1, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxuh, }, .oname = "vmaxuh", };
6696GEN_VXFORM(vmaxuw, 1, 2){ .opc1 = 0x04, .opc2 = 1, .opc3 = 2, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxuw, }, .oname = "vmaxuw", };
6697GEN_VXFORM(vmaxsb, 1, 4){ .opc1 = 0x04, .opc2 = 1, .opc3 = 4, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxsb, }, .oname = "vmaxsb", };
6698GEN_VXFORM(vmaxsh, 1, 5){ .opc1 = 0x04, .opc2 = 1, .opc3 = 5, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxsh, }, .oname = "vmaxsh", };
6699GEN_VXFORM(vmaxsw, 1, 6){ .opc1 = 0x04, .opc2 = 1, .opc3 = 6, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxsw, }, .oname = "vmaxsw", };
6700GEN_VXFORM(vminub, 1, 8){ .opc1 = 0x04, .opc2 = 1, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminub, }, .oname = "vminub", };
6701GEN_VXFORM(vminuh, 1, 9){ .opc1 = 0x04, .opc2 = 1, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminuh, }, .oname = "vminuh", };
6702GEN_VXFORM(vminuw, 1, 10){ .opc1 = 0x04, .opc2 = 1, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminuw, }, .oname = "vminuw", };
6703GEN_VXFORM(vminsb, 1, 12){ .opc1 = 0x04, .opc2 = 1, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminsb, }, .oname = "vminsb", };
6704GEN_VXFORM(vminsh, 1, 13){ .opc1 = 0x04, .opc2 = 1, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminsh, }, .oname = "vminsh", };
6705GEN_VXFORM(vminsw, 1, 14){ .opc1 = 0x04, .opc2 = 1, .opc3 = 14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminsw, }, .oname = "vminsw", };
6706GEN_VXFORM(vavgub, 1, 16){ .opc1 = 0x04, .opc2 = 1, .opc3 = 16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavgub, }, .oname = "vavgub", };
6707GEN_VXFORM(vavguh, 1, 17){ .opc1 = 0x04, .opc2 = 1, .opc3 = 17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavguh, }, .oname = "vavguh", };
6708GEN_VXFORM(vavguw, 1, 18){ .opc1 = 0x04, .opc2 = 1, .opc3 = 18, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavguw, }, .oname = "vavguw", };
6709GEN_VXFORM(vavgsb, 1, 20){ .opc1 = 0x04, .opc2 = 1, .opc3 = 20, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavgsb, }, .oname = "vavgsb", };
6710GEN_VXFORM(vavgsh, 1, 21){ .opc1 = 0x04, .opc2 = 1, .opc3 = 21, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavgsh, }, .oname = "vavgsh", };
6711GEN_VXFORM(vavgsw, 1, 22){ .opc1 = 0x04, .opc2 = 1, .opc3 = 22, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavgsw, }, .oname = "vavgsw", };
6712GEN_VXFORM(vmrghb, 6, 0){ .opc1 = 0x04, .opc2 = 6, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrghb, }, .oname = "vmrghb", };
6713GEN_VXFORM(vmrghh, 6, 1){ .opc1 = 0x04, .opc2 = 6, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrghh, }, .oname = "vmrghh", };
6714GEN_VXFORM(vmrghw, 6, 2){ .opc1 = 0x04, .opc2 = 6, .opc3 = 2, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrghw, }, .oname = "vmrghw", };
6715GEN_VXFORM(vmrglb, 6, 4){ .opc1 = 0x04, .opc2 = 6, .opc3 = 4, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrglb, }, .oname = "vmrglb", };
6716GEN_VXFORM(vmrglh, 6, 5){ .opc1 = 0x04, .opc2 = 6, .opc3 = 5, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrglh, }, .oname = "vmrglh", };
6717GEN_VXFORM(vmrglw, 6, 6){ .opc1 = 0x04, .opc2 = 6, .opc3 = 6, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrglw, }, .oname = "vmrglw", };
6718GEN_VXFORM(vmuloub, 4, 0){ .opc1 = 0x04, .opc2 = 4, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmuloub, }, .oname = "vmuloub", };
6719GEN_VXFORM(vmulouh, 4, 1){ .opc1 = 0x04, .opc2 = 4, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmulouh, }, .oname = "vmulouh", };
6720GEN_VXFORM(vmulosb, 4, 4){ .opc1 = 0x04, .opc2 = 4, .opc3 = 4, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmulosb, }, .oname = "vmulosb", };
6721GEN_VXFORM(vmulosh, 4, 5){ .opc1 = 0x04, .opc2 = 4, .opc3 = 5, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmulosh, }, .oname = "vmulosh", };
6722GEN_VXFORM(vmuleub, 4, 8){ .opc1 = 0x04, .opc2 = 4, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmuleub, }, .oname = "vmuleub", };
6723GEN_VXFORM(vmuleuh, 4, 9){ .opc1 = 0x04, .opc2 = 4, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmuleuh, }, .oname = "vmuleuh", };
6724GEN_VXFORM(vmulesb, 4, 12){ .opc1 = 0x04, .opc2 = 4, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmulesb, }, .oname = "vmulesb", };
6725GEN_VXFORM(vmulesh, 4, 13){ .opc1 = 0x04, .opc2 = 4, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmulesh, }, .oname = "vmulesh", };
6726GEN_VXFORM(vslb, 2, 4){ .opc1 = 0x04, .opc2 = 2, .opc3 = 4, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vslb, }, .oname = "vslb", };
6727GEN_VXFORM(vslh, 2, 5){ .opc1 = 0x04, .opc2 = 2, .opc3 = 5, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vslh, }, .oname = "vslh", };
6728GEN_VXFORM(vslw, 2, 6){ .opc1 = 0x04, .opc2 = 2, .opc3 = 6, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vslw, }, .oname = "vslw", };
6729GEN_VXFORM(vsrb, 2, 8){ .opc1 = 0x04, .opc2 = 2, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsrb, }, .oname = "vsrb", };
6730GEN_VXFORM(vsrh, 2, 9){ .opc1 = 0x04, .opc2 = 2, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsrh, }, .oname = "vsrh", };
6731GEN_VXFORM(vsrw, 2, 10){ .opc1 = 0x04, .opc2 = 2, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsrw, }, .oname = "vsrw", };
6732GEN_VXFORM(vsrab, 2, 12){ .opc1 = 0x04, .opc2 = 2, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsrab, }, .oname = "vsrab", };
6733GEN_VXFORM(vsrah, 2, 13){ .opc1 = 0x04, .opc2 = 2, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsrah, }, .oname = "vsrah", };
6734GEN_VXFORM(vsraw, 2, 14){ .opc1 = 0x04, .opc2 = 2, .opc3 = 14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsraw, }, .oname = "vsraw", };
6735GEN_VXFORM(vslo, 6, 16){ .opc1 = 0x04, .opc2 = 6, .opc3 = 16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vslo, }, .oname = "vslo", };
6736GEN_VXFORM(vsro, 6, 17){ .opc1 = 0x04, .opc2 = 6, .opc3 = 17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsro, }, .oname = "vsro", };
6737GEN_VXFORM(vaddcuw, 0, 6){ .opc1 = 0x04, .opc2 = 0, .opc3 = 6, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vaddcuw, }, .oname = "vaddcuw", };
6738GEN_VXFORM(vsubcuw, 0, 22){ .opc1 = 0x04, .opc2 = 0, .opc3 = 22, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubcuw, }, .oname = "vsubcuw", };
6739GEN_VXFORM_ENV(vaddubs, 0, 8)static void gen_vaddubs(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vaddubs(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6740GEN_VXFORM_ENV(vadduhs, 0, 9)static void gen_vadduhs(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vadduhs(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6741GEN_VXFORM_ENV(vadduws, 0, 10)static void gen_vadduws(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vadduws(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6742GEN_VXFORM_ENV(vaddsbs, 0, 12)static void gen_vaddsbs(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vaddsbs(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6743GEN_VXFORM_ENV(vaddshs, 0, 13)static void gen_vaddshs(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vaddshs(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6744GEN_VXFORM_ENV(vaddsws, 0, 14)static void gen_vaddsws(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vaddsws(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6745GEN_VXFORM_ENV(vsububs, 0, 24)static void gen_vsububs(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vsububs(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6746GEN_VXFORM_ENV(vsubuhs, 0, 25)static void gen_vsubuhs(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vsubuhs(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6747GEN_VXFORM_ENV(vsubuws, 0, 26)static void gen_vsubuws(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vsubuws(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6748GEN_VXFORM_ENV(vsubsbs, 0, 28)static void gen_vsubsbs(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vsubsbs(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6749GEN_VXFORM_ENV(vsubshs, 0, 29)static void gen_vsubshs(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vsubshs(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6750GEN_VXFORM_ENV(vsubsws, 0, 30)static void gen_vsubsws(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vsubsws(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6751GEN_VXFORM(vrlb, 2, 0){ .opc1 = 0x04, .opc2 = 2, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrlb, }, .oname = "vrlb", };
6752GEN_VXFORM(vrlh, 2, 1){ .opc1 = 0x04, .opc2 = 2, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrlh, }, .oname = "vrlh", };
6753GEN_VXFORM(vrlw, 2, 2){ .opc1 = 0x04, .opc2 = 2, .opc3 = 2, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrlw, }, .oname = "vrlw", };
6754GEN_VXFORM(vsl, 2, 7){ .opc1 = 0x04, .opc2 = 2, .opc3 = 7, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsl, }, .oname = "vsl", };
6755GEN_VXFORM(vsr, 2, 11){ .opc1 = 0x04, .opc2 = 2, .opc3 = 11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsr, }, .oname = "vsr", };
6756GEN_VXFORM_ENV(vpkuhum, 7, 0)static void gen_vpkuhum(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vpkuhum(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6757GEN_VXFORM_ENV(vpkuwum, 7, 1)static void gen_vpkuwum(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vpkuwum(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6758GEN_VXFORM_ENV(vpkuhus, 7, 2)static void gen_vpkuhus(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vpkuhus(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6759GEN_VXFORM_ENV(vpkuwus, 7, 3)static void gen_vpkuwus(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vpkuwus(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6760GEN_VXFORM_ENV(vpkshus, 7, 4)static void gen_vpkshus(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vpkshus(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6761GEN_VXFORM_ENV(vpkswus, 7, 5)static void gen_vpkswus(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vpkswus(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6762GEN_VXFORM_ENV(vpkshss, 7, 6)static void gen_vpkshss(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vpkshss(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6763GEN_VXFORM_ENV(vpkswss, 7, 7)static void gen_vpkswss(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vpkswss(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6764GEN_VXFORM(vpkpx, 7, 12){ .opc1 = 0x04, .opc2 = 7, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vpkpx, }, .oname = "vpkpx", };
6765GEN_VXFORM_ENV(vsum4ubs, 4, 24)static void gen_vsum4ubs(DisasContext *ctx) { TCGv_ptr ra, rb
, rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vsum4ubs(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6766GEN_VXFORM_ENV(vsum4sbs, 4, 28)static void gen_vsum4sbs(DisasContext *ctx) { TCGv_ptr ra, rb
, rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vsum4sbs(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6767GEN_VXFORM_ENV(vsum4shs, 4, 25)static void gen_vsum4shs(DisasContext *ctx) { TCGv_ptr ra, rb
, rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vsum4shs(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6768GEN_VXFORM_ENV(vsum2sws, 4, 26)static void gen_vsum2sws(DisasContext *ctx) { TCGv_ptr ra, rb
, rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vsum2sws(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6769GEN_VXFORM_ENV(vsumsws, 4, 30)static void gen_vsumsws(DisasContext *ctx) { TCGv_ptr ra, rb,
rd; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr
(rA(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd
= gen_avr_ptr(rD(ctx->opcode)); gen_helper_vsumsws(cpu_env
, rd, ra, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp
= {((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6770GEN_VXFORM_ENV(vaddfp, 5, 0)static void gen_vaddfp(DisasContext *ctx) { TCGv_ptr ra, rb, rd
; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr(rA(ctx->
opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd = gen_avr_ptr
(rD(ctx->opcode)); gen_helper_vaddfp(cpu_env, rd, ra, rb);
tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6771GEN_VXFORM_ENV(vsubfp, 5, 1)static void gen_vsubfp(DisasContext *ctx) { TCGv_ptr ra, rb, rd
; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr(rA(ctx->
opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd = gen_avr_ptr
(rD(ctx->opcode)); gen_helper_vsubfp(cpu_env, rd, ra, rb);
tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6772GEN_VXFORM_ENV(vmaxfp, 5, 16)static void gen_vmaxfp(DisasContext *ctx) { TCGv_ptr ra, rb, rd
; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr(rA(ctx->
opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd = gen_avr_ptr
(rD(ctx->opcode)); gen_helper_vmaxfp(cpu_env, rd, ra, rb);
tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6773GEN_VXFORM_ENV(vminfp, 5, 17)static void gen_vminfp(DisasContext *ctx) { TCGv_ptr ra, rb, rd
; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } ra = gen_avr_ptr(rA(ctx->
opcode)); rb = gen_avr_ptr(rB(ctx->opcode)); rd = gen_avr_ptr
(rD(ctx->opcode)); gen_helper_vminfp(cpu_env, rd, ra, rb);
tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((ra).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6774
6775#define GEN_VXRFORM1(opname, name, str, opc2, opc3){ .opc1 = 0x4, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = str, }, \
6776static void glue(gen_, name)gen_name(DisasContext *ctx) \
6777 { \
6778 TCGv_ptr ra, rb, rd; \
6779 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6780 gen_exception(ctx, POWERPC_EXCP_VPU); \
6781 return; \
6782 } \
6783 ra = gen_avr_ptr(rA(ctx->opcode)); \
6784 rb = gen_avr_ptr(rB(ctx->opcode)); \
6785 rd = gen_avr_ptr(rD(ctx->opcode)); \
6786 gen_helper_##opname(cpu_env, rd, ra, rb); \
6787 tcg_temp_free_ptr(ra)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((ra).iptr)}; make_tcgv_tmp;})); \
6788 tcg_temp_free_ptr(rb)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rb).iptr)}; make_tcgv_tmp;})); \
6789 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;})); \
6790 }
6791
6792#define GEN_VXRFORM(name, opc2, opc3){ .opc1 = 0x4, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, { .opc1 = 0x4
, .opc2 = opc2, .opc3 = (opc3 | (0x1 << 4)), .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .
type2 = PPC_NONE, .handler = &gen_name_, }, .oname = "name"
".", }, \
6793 GEN_VXRFORM1(name, name, #name, opc2, opc3){ .opc1 = 0x4, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = #name, }, \
6794 GEN_VXRFORM1(name##_dot, name##_, #name ".", opc2, (opc3 | (0x1 << 4))){ .opc1 = 0x4, .opc2 = opc2, .opc3 = (opc3 | (0x1 << 4)
), .pad = { 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_name##_, }, .oname =
#name ".", },
6795
6796GEN_VXRFORM(vcmpequb, 3, 0){ .opc1 = 0x4, .opc2 = 3, .opc3 = 0, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpequb, }, .oname = "vcmpequb", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (0 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpequb_, }, .oname
= "vcmpequb" ".", },
6797GEN_VXRFORM(vcmpequh, 3, 1){ .opc1 = 0x4, .opc2 = 3, .opc3 = 1, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpequh, }, .oname = "vcmpequh", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (1 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpequh_, }, .oname
= "vcmpequh" ".", },
6798GEN_VXRFORM(vcmpequw, 3, 2){ .opc1 = 0x4, .opc2 = 3, .opc3 = 2, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpequw, }, .oname = "vcmpequw", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (2 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpequw_, }, .oname
= "vcmpequw" ".", },
6799GEN_VXRFORM(vcmpgtsb, 3, 12){ .opc1 = 0x4, .opc2 = 3, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtsb, }, .oname = "vcmpgtsb", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (12 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtsb_, }, .oname
= "vcmpgtsb" ".", },
6800GEN_VXRFORM(vcmpgtsh, 3, 13){ .opc1 = 0x4, .opc2 = 3, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtsh, }, .oname = "vcmpgtsh", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (13 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtsh_, }, .oname
= "vcmpgtsh" ".", },
6801GEN_VXRFORM(vcmpgtsw, 3, 14){ .opc1 = 0x4, .opc2 = 3, .opc3 = 14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtsw, }, .oname = "vcmpgtsw", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (14 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtsw_, }, .oname
= "vcmpgtsw" ".", },
6802GEN_VXRFORM(vcmpgtub, 3, 8){ .opc1 = 0x4, .opc2 = 3, .opc3 = 8, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtub, }, .oname = "vcmpgtub", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (8 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtub_, }, .oname
= "vcmpgtub" ".", },
6803GEN_VXRFORM(vcmpgtuh, 3, 9){ .opc1 = 0x4, .opc2 = 3, .opc3 = 9, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtuh, }, .oname = "vcmpgtuh", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (9 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtuh_, }, .oname
= "vcmpgtuh" ".", },
6804GEN_VXRFORM(vcmpgtuw, 3, 10){ .opc1 = 0x4, .opc2 = 3, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtuw, }, .oname = "vcmpgtuw", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (10 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtuw_, }, .oname
= "vcmpgtuw" ".", },
6805GEN_VXRFORM(vcmpeqfp, 3, 3){ .opc1 = 0x4, .opc2 = 3, .opc3 = 3, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpeqfp, }, .oname = "vcmpeqfp", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (3 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpeqfp_, }, .oname
= "vcmpeqfp" ".", },
6806GEN_VXRFORM(vcmpgefp, 3, 7){ .opc1 = 0x4, .opc2 = 3, .opc3 = 7, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgefp, }, .oname = "vcmpgefp", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (7 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgefp_, }, .oname
= "vcmpgefp" ".", },
6807GEN_VXRFORM(vcmpgtfp, 3, 11){ .opc1 = 0x4, .opc2 = 3, .opc3 = 11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtfp, }, .oname = "vcmpgtfp", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (11 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtfp_, }, .oname
= "vcmpgtfp" ".", },
6808GEN_VXRFORM(vcmpbfp, 3, 15){ .opc1 = 0x4, .opc2 = 3, .opc3 = 15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpbfp, }, .oname = "vcmpbfp", }, { .opc1
= 0x4, .opc2 = 3, .opc3 = (15 | (0x1 << 4)), .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .
type2 = PPC_NONE, .handler = &gen_vcmpbfp_, }, .oname = "vcmpbfp"
".", },
6809
6810#define GEN_VXFORM_SIMM(name, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
6811static void glue(gen_, name)gen_name(DisasContext *ctx) \
6812 { \
6813 TCGv_ptr rd; \
6814 TCGv_i32 simm; \
6815 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6816 gen_exception(ctx, POWERPC_EXCP_VPU); \
6817 return; \
6818 } \
6819 simm = tcg_const_i32(SIMM5(ctx->opcode)); \
6820 rd = gen_avr_ptr(rD(ctx->opcode)); \
6821 gen_helper_##name (rd, simm); \
6822 tcg_temp_free_i32(simm); \
6823 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;})); \
6824 }
6825
6826GEN_VXFORM_SIMM(vspltisb, 6, 12){ .opc1 = 0x04, .opc2 = 6, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vspltisb, }, .oname = "vspltisb", };
6827GEN_VXFORM_SIMM(vspltish, 6, 13){ .opc1 = 0x04, .opc2 = 6, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vspltish, }, .oname = "vspltish", };
6828GEN_VXFORM_SIMM(vspltisw, 6, 14){ .opc1 = 0x04, .opc2 = 6, .opc3 = 14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vspltisw, }, .oname = "vspltisw", };
6829
6830#define GEN_VXFORM_NOA(name, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
6831static void glue(gen_, name)gen_name(DisasContext *ctx) \
6832 { \
6833 TCGv_ptr rb, rd; \
6834 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6835 gen_exception(ctx, POWERPC_EXCP_VPU); \
6836 return; \
6837 } \
6838 rb = gen_avr_ptr(rB(ctx->opcode)); \
6839 rd = gen_avr_ptr(rD(ctx->opcode)); \
6840 gen_helper_##name (rd, rb); \
6841 tcg_temp_free_ptr(rb)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rb).iptr)}; make_tcgv_tmp;})); \
6842 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;})); \
6843 }
6844
6845#define GEN_VXFORM_NOA_ENV(name, opc2, opc3)static void gen_name(DisasContext *ctx) { TCGv_ptr rb, rd; if
(__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } rb = gen_avr_ptr(rB(ctx->
opcode)); rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_name
(cpu_env, rd, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64
make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64
(__extension__ ({ TCGv_i64 make_tcgv_tmp = {((rd).iptr)}; make_tcgv_tmp
;})); } \
6846static void glue(gen_, name)gen_name(DisasContext *ctx) \
6847 { \
6848 TCGv_ptr rb, rd; \
6849 \
6850 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6851 gen_exception(ctx, POWERPC_EXCP_VPU); \
6852 return; \
6853 } \
6854 rb = gen_avr_ptr(rB(ctx->opcode)); \
6855 rd = gen_avr_ptr(rD(ctx->opcode)); \
6856 gen_helper_##name(cpu_env, rd, rb); \
6857 tcg_temp_free_ptr(rb)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rb).iptr)}; make_tcgv_tmp;})); \
6858 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;})); \
6859 }
6860
6861GEN_VXFORM_NOA(vupkhsb, 7, 8){ .opc1 = 0x04, .opc2 = 7, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupkhsb, }, .oname = "vupkhsb", };
6862GEN_VXFORM_NOA(vupkhsh, 7, 9){ .opc1 = 0x04, .opc2 = 7, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupkhsh, }, .oname = "vupkhsh", };
6863GEN_VXFORM_NOA(vupklsb, 7, 10){ .opc1 = 0x04, .opc2 = 7, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupklsb, }, .oname = "vupklsb", };
6864GEN_VXFORM_NOA(vupklsh, 7, 11){ .opc1 = 0x04, .opc2 = 7, .opc3 = 11, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupklsh, }, .oname = "vupklsh", };
6865GEN_VXFORM_NOA(vupkhpx, 7, 13){ .opc1 = 0x04, .opc2 = 7, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupkhpx, }, .oname = "vupkhpx", };
6866GEN_VXFORM_NOA(vupklpx, 7, 15){ .opc1 = 0x04, .opc2 = 7, .opc3 = 15, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupklpx, }, .oname = "vupklpx", };
6867GEN_VXFORM_NOA_ENV(vrefp, 5, 4)static void gen_vrefp(DisasContext *ctx) { TCGv_ptr rb, rd; if
(__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } rb = gen_avr_ptr(rB(ctx->
opcode)); rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vrefp
(cpu_env, rd, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64
make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64
(__extension__ ({ TCGv_i64 make_tcgv_tmp = {((rd).iptr)}; make_tcgv_tmp
;})); };
6868GEN_VXFORM_NOA_ENV(vrsqrtefp, 5, 5)static void gen_vrsqrtefp(DisasContext *ctx) { TCGv_ptr rb, rd
; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } rb = gen_avr_ptr(rB(ctx->
opcode)); rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vrsqrtefp
(cpu_env, rd, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64
make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64
(__extension__ ({ TCGv_i64 make_tcgv_tmp = {((rd).iptr)}; make_tcgv_tmp
;})); };
6869GEN_VXFORM_NOA_ENV(vexptefp, 5, 6)static void gen_vexptefp(DisasContext *ctx) { TCGv_ptr rb, rd
; if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } rb = gen_avr_ptr(rB(ctx->
opcode)); rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vexptefp
(cpu_env, rd, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64
make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64
(__extension__ ({ TCGv_i64 make_tcgv_tmp = {((rd).iptr)}; make_tcgv_tmp
;})); };
6870GEN_VXFORM_NOA_ENV(vlogefp, 5, 7)static void gen_vlogefp(DisasContext *ctx) { TCGv_ptr rb, rd;
if (__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } rb = gen_avr_ptr(rB(ctx->
opcode)); rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vlogefp
(cpu_env, rd, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64
make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64
(__extension__ ({ TCGv_i64 make_tcgv_tmp = {((rd).iptr)}; make_tcgv_tmp
;})); };
6871GEN_VXFORM_NOA_ENV(vrfim, 5, 8)static void gen_vrfim(DisasContext *ctx) { TCGv_ptr rb, rd; if
(__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } rb = gen_avr_ptr(rB(ctx->
opcode)); rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vrfim
(cpu_env, rd, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64
make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64
(__extension__ ({ TCGv_i64 make_tcgv_tmp = {((rd).iptr)}; make_tcgv_tmp
;})); };
6872GEN_VXFORM_NOA_ENV(vrfin, 5, 9)static void gen_vrfin(DisasContext *ctx) { TCGv_ptr rb, rd; if
(__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } rb = gen_avr_ptr(rB(ctx->
opcode)); rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vrfin
(cpu_env, rd, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64
make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64
(__extension__ ({ TCGv_i64 make_tcgv_tmp = {((rd).iptr)}; make_tcgv_tmp
;})); };
6873GEN_VXFORM_NOA_ENV(vrfip, 5, 10)static void gen_vrfip(DisasContext *ctx) { TCGv_ptr rb, rd; if
(__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } rb = gen_avr_ptr(rB(ctx->
opcode)); rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vrfip
(cpu_env, rd, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64
make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64
(__extension__ ({ TCGv_i64 make_tcgv_tmp = {((rd).iptr)}; make_tcgv_tmp
;})); };
6874GEN_VXFORM_NOA_ENV(vrfiz, 5, 11)static void gen_vrfiz(DisasContext *ctx) { TCGv_ptr rb, rd; if
(__builtin_expect(!!(!ctx->altivec_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VPU); return; } rb = gen_avr_ptr(rB(ctx->
opcode)); rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vrfiz
(cpu_env, rd, rb); tcg_temp_free_i64(__extension__ ({ TCGv_i64
make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;})); tcg_temp_free_i64
(__extension__ ({ TCGv_i64 make_tcgv_tmp = {((rd).iptr)}; make_tcgv_tmp
;})); };
6875
6876#define GEN_VXFORM_SIMM(name, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
6877static void glue(gen_, name)gen_name(DisasContext *ctx) \
6878 { \
6879 TCGv_ptr rd; \
6880 TCGv_i32 simm; \
6881 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6882 gen_exception(ctx, POWERPC_EXCP_VPU); \
6883 return; \
6884 } \
6885 simm = tcg_const_i32(SIMM5(ctx->opcode)); \
6886 rd = gen_avr_ptr(rD(ctx->opcode)); \
6887 gen_helper_##name (rd, simm); \
6888 tcg_temp_free_i32(simm); \
6889 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;})); \
6890 }
6891
6892#define GEN_VXFORM_UIMM(name, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
6893static void glue(gen_, name)gen_name(DisasContext *ctx) \
6894 { \
6895 TCGv_ptr rb, rd; \
6896 TCGv_i32 uimm; \
6897 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6898 gen_exception(ctx, POWERPC_EXCP_VPU); \
6899 return; \
6900 } \
6901 uimm = tcg_const_i32(UIMM5(ctx->opcode)); \
6902 rb = gen_avr_ptr(rB(ctx->opcode)); \
6903 rd = gen_avr_ptr(rD(ctx->opcode)); \
6904 gen_helper_##name (rd, rb, uimm); \
6905 tcg_temp_free_i32(uimm); \
6906 tcg_temp_free_ptr(rb)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rb).iptr)}; make_tcgv_tmp;})); \
6907 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;})); \
6908 }
6909
6910#define GEN_VXFORM_UIMM_ENV(name, opc2, opc3)static void gen_name(DisasContext *ctx) { TCGv_ptr rb, rd; TCGv_i32
uimm; if (__builtin_expect(!!(!ctx->altivec_enabled), 0))
{ gen_exception(ctx, POWERPC_EXCP_VPU); return; } uimm = tcg_const_i32
(UIMM5(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode))
; rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_name(cpu_env
, rd, rb, uimm); tcg_temp_free_i32(uimm); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); } \
6911static void glue(gen_, name)gen_name(DisasContext *ctx) \
6912 { \
6913 TCGv_ptr rb, rd; \
6914 TCGv_i32 uimm; \
6915 \
6916 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6917 gen_exception(ctx, POWERPC_EXCP_VPU); \
6918 return; \
6919 } \
6920 uimm = tcg_const_i32(UIMM5(ctx->opcode)); \
6921 rb = gen_avr_ptr(rB(ctx->opcode)); \
6922 rd = gen_avr_ptr(rD(ctx->opcode)); \
6923 gen_helper_##name(cpu_env, rd, rb, uimm); \
6924 tcg_temp_free_i32(uimm); \
6925 tcg_temp_free_ptr(rb)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rb).iptr)}; make_tcgv_tmp;})); \
6926 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;})); \
6927 }
6928
6929GEN_VXFORM_UIMM(vspltb, 6, 8){ .opc1 = 0x04, .opc2 = 6, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vspltb, }, .oname = "vspltb", };
6930GEN_VXFORM_UIMM(vsplth, 6, 9){ .opc1 = 0x04, .opc2 = 6, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsplth, }, .oname = "vsplth", };
6931GEN_VXFORM_UIMM(vspltw, 6, 10){ .opc1 = 0x04, .opc2 = 6, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vspltw, }, .oname = "vspltw", };
6932GEN_VXFORM_UIMM_ENV(vcfux, 5, 12)static void gen_vcfux(DisasContext *ctx) { TCGv_ptr rb, rd; TCGv_i32
uimm; if (__builtin_expect(!!(!ctx->altivec_enabled), 0))
{ gen_exception(ctx, POWERPC_EXCP_VPU); return; } uimm = tcg_const_i32
(UIMM5(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode))
; rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vcfux(cpu_env
, rd, rb, uimm); tcg_temp_free_i32(uimm); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6933GEN_VXFORM_UIMM_ENV(vcfsx, 5, 13)static void gen_vcfsx(DisasContext *ctx) { TCGv_ptr rb, rd; TCGv_i32
uimm; if (__builtin_expect(!!(!ctx->altivec_enabled), 0))
{ gen_exception(ctx, POWERPC_EXCP_VPU); return; } uimm = tcg_const_i32
(UIMM5(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode))
; rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vcfsx(cpu_env
, rd, rb, uimm); tcg_temp_free_i32(uimm); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6934GEN_VXFORM_UIMM_ENV(vctuxs, 5, 14)static void gen_vctuxs(DisasContext *ctx) { TCGv_ptr rb, rd; TCGv_i32
uimm; if (__builtin_expect(!!(!ctx->altivec_enabled), 0))
{ gen_exception(ctx, POWERPC_EXCP_VPU); return; } uimm = tcg_const_i32
(UIMM5(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode))
; rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vctuxs(cpu_env
, rd, rb, uimm); tcg_temp_free_i32(uimm); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6935GEN_VXFORM_UIMM_ENV(vctsxs, 5, 15)static void gen_vctsxs(DisasContext *ctx) { TCGv_ptr rb, rd; TCGv_i32
uimm; if (__builtin_expect(!!(!ctx->altivec_enabled), 0))
{ gen_exception(ctx, POWERPC_EXCP_VPU); return; } uimm = tcg_const_i32
(UIMM5(ctx->opcode)); rb = gen_avr_ptr(rB(ctx->opcode))
; rd = gen_avr_ptr(rD(ctx->opcode)); gen_helper_vctsxs(cpu_env
, rd, rb, uimm); tcg_temp_free_i32(uimm); tcg_temp_free_i64(__extension__
({ TCGv_i64 make_tcgv_tmp = {((rb).iptr)}; make_tcgv_tmp;}))
; tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp =
{((rd).iptr)}; make_tcgv_tmp;})); };
6936
6937static void gen_vsldoi(DisasContext *ctx)
6938{
6939 TCGv_ptr ra, rb, rd;
6940 TCGv_i32 sh;
6941 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
6942 gen_exception(ctx, POWERPC_EXCP_VPU);
6943 return;
6944 }
6945 ra = gen_avr_ptr(rA(ctx->opcode));
6946 rb = gen_avr_ptr(rB(ctx->opcode));
6947 rd = gen_avr_ptr(rD(ctx->opcode));
6948 sh = tcg_const_i32(VSH(ctx->opcode));
6949 gen_helper_vsldoi (rd, ra, rb, sh);
6950 tcg_temp_free_ptr(ra)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((ra).iptr)}; make_tcgv_tmp;}));
6951 tcg_temp_free_ptr(rb)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rb).iptr)}; make_tcgv_tmp;}));
6952 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;}));
6953 tcg_temp_free_i32(sh);
6954}
6955
6956#define GEN_VAFORM_PAIRED(name0, name1, opc2){ .opc1 = 0x04, .opc2 = opc2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name0_name1, }, .oname = "name0_name1",
} \
6957static void glue(gen_, name0##_##name1)gen_name0##_##name1(DisasContext *ctx) \
6958 { \
6959 TCGv_ptr ra, rb, rc, rd; \
6960 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) { \
6961 gen_exception(ctx, POWERPC_EXCP_VPU); \
6962 return; \
6963 } \
6964 ra = gen_avr_ptr(rA(ctx->opcode)); \
6965 rb = gen_avr_ptr(rB(ctx->opcode)); \
6966 rc = gen_avr_ptr(rC(ctx->opcode)); \
6967 rd = gen_avr_ptr(rD(ctx->opcode)); \
6968 if (Rc(ctx->opcode)) { \
6969 gen_helper_##name1(cpu_env, rd, ra, rb, rc); \
6970 } else { \
6971 gen_helper_##name0(cpu_env, rd, ra, rb, rc); \
6972 } \
6973 tcg_temp_free_ptr(ra)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((ra).iptr)}; make_tcgv_tmp;})); \
6974 tcg_temp_free_ptr(rb)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rb).iptr)}; make_tcgv_tmp;})); \
6975 tcg_temp_free_ptr(rc)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rc).iptr)}; make_tcgv_tmp;})); \
6976 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;})); \
6977 }
6978
6979GEN_VAFORM_PAIRED(vmhaddshs, vmhraddshs, 16){ .opc1 = 0x04, .opc2 = 16, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmhaddshs_vmhraddshs, }, .oname = "vmhaddshs_vmhraddshs"
, }
6980
6981static void gen_vmladduhm(DisasContext *ctx)
6982{
6983 TCGv_ptr ra, rb, rc, rd;
6984 if (unlikely(!ctx->altivec_enabled)__builtin_expect(!!(!ctx->altivec_enabled), 0)) {
6985 gen_exception(ctx, POWERPC_EXCP_VPU);
6986 return;
6987 }
6988 ra = gen_avr_ptr(rA(ctx->opcode));
6989 rb = gen_avr_ptr(rB(ctx->opcode));
6990 rc = gen_avr_ptr(rC(ctx->opcode));
6991 rd = gen_avr_ptr(rD(ctx->opcode));
6992 gen_helper_vmladduhm(rd, ra, rb, rc);
6993 tcg_temp_free_ptr(ra)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((ra).iptr)}; make_tcgv_tmp;}));
6994 tcg_temp_free_ptr(rb)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rb).iptr)}; make_tcgv_tmp;}));
6995 tcg_temp_free_ptr(rc)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rc).iptr)}; make_tcgv_tmp;}));
6996 tcg_temp_free_ptr(rd)tcg_temp_free_i64(__extension__ ({ TCGv_i64 make_tcgv_tmp = {
((rd).iptr)}; make_tcgv_tmp;}));
6997}
6998
6999GEN_VAFORM_PAIRED(vmsumubm, vmsummbm, 18){ .opc1 = 0x04, .opc2 = 18, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmsumubm_vmsummbm, }, .oname = "vmsumubm_vmsummbm"
, }
7000GEN_VAFORM_PAIRED(vmsumuhm, vmsumuhs, 19){ .opc1 = 0x04, .opc2 = 19, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmsumuhm_vmsumuhs, }, .oname = "vmsumuhm_vmsumuhs"
, }
7001GEN_VAFORM_PAIRED(vmsumshm, vmsumshs, 20){ .opc1 = 0x04, .opc2 = 20, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmsumshm_vmsumshs, }, .oname = "vmsumshm_vmsumshs"
, }
7002GEN_VAFORM_PAIRED(vsel, vperm, 21){ .opc1 = 0x04, .opc2 = 21, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsel_vperm, }, .oname = "vsel_vperm", }
7003GEN_VAFORM_PAIRED(vmaddfp, vnmsubfp, 23){ .opc1 = 0x04, .opc2 = 23, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaddfp_vnmsubfp, }, .oname = "vmaddfp_vnmsubfp"
, }
7004
7005/*** VSX extension ***/
7006
7007static inline TCGv_i64 cpu_vsrh(int n)
7008{
7009 if (n < 32) {
7010 return cpu_fpr[n];
7011 } else {
7012 return cpu_avrh[n-32];
7013 }
7014}
7015
7016static inline TCGv_i64 cpu_vsrl(int n)
7017{
7018 if (n < 32) {
7019 return cpu_vsr[n];
7020 } else {
7021 return cpu_avrl[n-32];
7022 }
7023}
7024
7025static void gen_lxsdx(DisasContext *ctx)
7026{
7027 TCGvTCGv_i32 EA;
7028 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
7029 gen_exception(ctx, POWERPC_EXCP_VSXU);
7030 return;
7031 }
7032 gen_set_access_type(ctx, ACCESS_INT);
7033 EA = tcg_temp_new()tcg_temp_new_i32();
7034 gen_addr_reg_index(ctx, EA);
7035 gen_qemu_ld64(ctx, cpu_vsrh(xT(ctx->opcode)), EA);
7036 /* NOTE: cpu_vsrl is undefined */
7037 tcg_temp_freetcg_temp_free_i32(EA);
7038}
7039
7040static void gen_lxvd2x(DisasContext *ctx)
7041{
7042 TCGvTCGv_i32 EA;
7043 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
7044 gen_exception(ctx, POWERPC_EXCP_VSXU);
7045 return;
7046 }
7047 gen_set_access_type(ctx, ACCESS_INT);
7048 EA = tcg_temp_new()tcg_temp_new_i32();
7049 gen_addr_reg_index(ctx, EA);
7050 gen_qemu_ld64(ctx, cpu_vsrh(xT(ctx->opcode)), EA);
7051 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8);
7052 gen_qemu_ld64(ctx, cpu_vsrl(xT(ctx->opcode)), EA);
7053 tcg_temp_freetcg_temp_free_i32(EA);
7054}
7055
7056static void gen_lxvdsx(DisasContext *ctx)
7057{
7058 TCGvTCGv_i32 EA;
7059 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
7060 gen_exception(ctx, POWERPC_EXCP_VSXU);
7061 return;
7062 }
7063 gen_set_access_type(ctx, ACCESS_INT);
7064 EA = tcg_temp_new()tcg_temp_new_i32();
7065 gen_addr_reg_index(ctx, EA);
7066 gen_qemu_ld64(ctx, cpu_vsrh(xT(ctx->opcode)), EA);
7067 tcg_gen_mov_i64(cpu_vsrl(xT(ctx->opcode)), cpu_vsrh(xT(ctx->opcode)));
7068 tcg_temp_freetcg_temp_free_i32(EA);
7069}
7070
7071static void gen_lxvw4x(DisasContext *ctx)
7072{
7073 TCGvTCGv_i32 EA;
7074 TCGv_i64 tmp;
7075 TCGv_i64 xth = cpu_vsrh(xT(ctx->opcode));
7076 TCGv_i64 xtl = cpu_vsrl(xT(ctx->opcode));
7077 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
7078 gen_exception(ctx, POWERPC_EXCP_VSXU);
7079 return;
7080 }
7081 gen_set_access_type(ctx, ACCESS_INT);
7082 EA = tcg_temp_new()tcg_temp_new_i32();
7083 tmp = tcg_temp_new_i64();
7084
7085 gen_addr_reg_index(ctx, EA);
7086 gen_qemu_ld32u_i64(ctx, tmp, EA);
7087 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 4);
7088 gen_qemu_ld32u_i64(ctx, xth, EA);
7089 tcg_gen_deposit_i64(xth, xth, tmp, 32, 32);
7090
7091 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 4);
7092 gen_qemu_ld32u_i64(ctx, tmp, EA);
7093 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 4);
7094 gen_qemu_ld32u_i64(ctx, xtl, EA);
7095 tcg_gen_deposit_i64(xtl, xtl, tmp, 32, 32);
7096
7097 tcg_temp_freetcg_temp_free_i32(EA);
7098 tcg_temp_free_i64(tmp);
7099}
7100
7101static void gen_stxsdx(DisasContext *ctx)
7102{
7103 TCGvTCGv_i32 EA;
7104 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
7105 gen_exception(ctx, POWERPC_EXCP_VSXU);
7106 return;
7107 }
7108 gen_set_access_type(ctx, ACCESS_INT);
7109 EA = tcg_temp_new()tcg_temp_new_i32();
7110 gen_addr_reg_index(ctx, EA);
7111 gen_qemu_st64(ctx, cpu_vsrh(xS(ctx->opcode)), EA);
7112 tcg_temp_freetcg_temp_free_i32(EA);
7113}
7114
7115static void gen_stxvd2x(DisasContext *ctx)
7116{
7117 TCGvTCGv_i32 EA;
7118 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
7119 gen_exception(ctx, POWERPC_EXCP_VSXU);
7120 return;
7121 }
7122 gen_set_access_type(ctx, ACCESS_INT);
7123 EA = tcg_temp_new()tcg_temp_new_i32();
7124 gen_addr_reg_index(ctx, EA);
7125 gen_qemu_st64(ctx, cpu_vsrh(xS(ctx->opcode)), EA);
7126 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 8);
7127 gen_qemu_st64(ctx, cpu_vsrl(xS(ctx->opcode)), EA);
7128 tcg_temp_freetcg_temp_free_i32(EA);
7129}
7130
7131static void gen_stxvw4x(DisasContext *ctx)
7132{
7133 TCGv_i64 tmp;
7134 TCGvTCGv_i32 EA;
7135 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
7136 gen_exception(ctx, POWERPC_EXCP_VSXU);
7137 return;
7138 }
7139 gen_set_access_type(ctx, ACCESS_INT);
7140 EA = tcg_temp_new()tcg_temp_new_i32();
7141 gen_addr_reg_index(ctx, EA);
7142 tmp = tcg_temp_new_i64();
7143
7144 tcg_gen_shri_i64(tmp, cpu_vsrh(xS(ctx->opcode)), 32);
7145 gen_qemu_st32_i64(ctx, tmp, EA);
7146 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 4);
7147 gen_qemu_st32_i64(ctx, cpu_vsrh(xS(ctx->opcode)), EA);
7148
7149 tcg_gen_shri_i64(tmp, cpu_vsrl(xS(ctx->opcode)), 32);
7150 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 4);
7151 gen_qemu_st32_i64(ctx, tmp, EA);
7152 tcg_gen_addi_tltcg_gen_addi_i32(EA, EA, 4);
7153 gen_qemu_st32_i64(ctx, cpu_vsrl(xS(ctx->opcode)), EA);
7154
7155 tcg_temp_freetcg_temp_free_i32(EA);
7156 tcg_temp_free_i64(tmp);
7157}
7158
7159static void gen_xxpermdi(DisasContext *ctx)
7160{
7161 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
7162 gen_exception(ctx, POWERPC_EXCP_VSXU);
7163 return;
7164 }
7165
7166 if ((DM(ctx->opcode) & 2) == 0) {
7167 tcg_gen_mov_i64(cpu_vsrh(xT(ctx->opcode)), cpu_vsrh(xA(ctx->opcode)));
7168 } else {
7169 tcg_gen_mov_i64(cpu_vsrh(xT(ctx->opcode)), cpu_vsrl(xA(ctx->opcode)));
7170 }
7171 if ((DM(ctx->opcode) & 1) == 0) {
7172 tcg_gen_mov_i64(cpu_vsrl(xT(ctx->opcode)), cpu_vsrh(xB(ctx->opcode)));
7173 } else {
7174 tcg_gen_mov_i64(cpu_vsrl(xT(ctx->opcode)), cpu_vsrl(xB(ctx->opcode)));
7175 }
7176}
7177
7178#define OP_ABS1 1
7179#define OP_NABS2 2
7180#define OP_NEG3 3
7181#define OP_CPSGN4 4
7182#define SGN_MASK_DP0x8000000000000000ul 0x8000000000000000ul
7183#define SGN_MASK_SP0x8000000080000000ul 0x8000000080000000ul
7184
7185#define VSX_SCALAR_MOVE(name, op, sgn_mask)static void gen_name(DisasContext * ctx) { TCGv_i64 xb, sgm; if
(__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xb = tcg_temp_new_i64(); sgm
= tcg_temp_new_i64(); tcg_gen_mov_i64(xb, cpu_vsrh(xB(ctx->
opcode))); tcg_gen_movi_i64(sgm, sgn_mask); switch (op) { case
1: { tcg_gen_andc_i64(xb, xb, sgm); break; } case 2: { tcg_gen_or_i64
(xb, xb, sgm); break; } case 3: { tcg_gen_xor_i64(xb, xb, sgm
); break; } case 4: { TCGv_i64 xa = tcg_temp_new_i64(); tcg_gen_mov_i64
(xa, cpu_vsrh(xA(ctx->opcode))); tcg_gen_and_i64(xa, xa, sgm
); tcg_gen_andc_i64(xb, xb, sgm); tcg_gen_or_i64(xb, xb, xa);
tcg_temp_free_i64(xa); break; } } tcg_gen_mov_i64(cpu_vsrh(xT
(ctx->opcode)), xb); tcg_temp_free_i64(xb); tcg_temp_free_i64
(sgm); } \
7186static void glue(gen_, name)gen_name(DisasContext * ctx) \
7187 { \
7188 TCGv_i64 xb, sgm; \
7189 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) { \
7190 gen_exception(ctx, POWERPC_EXCP_VSXU); \
7191 return; \
7192 } \
7193 xb = tcg_temp_new_i64(); \
7194 sgm = tcg_temp_new_i64(); \
7195 tcg_gen_mov_i64(xb, cpu_vsrh(xB(ctx->opcode))); \
7196 tcg_gen_movi_i64(sgm, sgn_mask); \
7197 switch (op) { \
7198 case OP_ABS1: { \
7199 tcg_gen_andc_i64(xb, xb, sgm); \
7200 break; \
7201 } \
7202 case OP_NABS2: { \
7203 tcg_gen_or_i64(xb, xb, sgm); \
7204 break; \
7205 } \
7206 case OP_NEG3: { \
7207 tcg_gen_xor_i64(xb, xb, sgm); \
7208 break; \
7209 } \
7210 case OP_CPSGN4: { \
7211 TCGv_i64 xa = tcg_temp_new_i64(); \
7212 tcg_gen_mov_i64(xa, cpu_vsrh(xA(ctx->opcode))); \
7213 tcg_gen_and_i64(xa, xa, sgm); \
7214 tcg_gen_andc_i64(xb, xb, sgm); \
7215 tcg_gen_or_i64(xb, xb, xa); \
7216 tcg_temp_free_i64(xa); \
7217 break; \
7218 } \
7219 } \
7220 tcg_gen_mov_i64(cpu_vsrh(xT(ctx->opcode)), xb); \
7221 tcg_temp_free_i64(xb); \
7222 tcg_temp_free_i64(sgm); \
7223 }
7224
7225VSX_SCALAR_MOVE(xsabsdp, OP_ABS, SGN_MASK_DP)static void gen_xsabsdp(DisasContext * ctx) { TCGv_i64 xb, sgm
; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xb = tcg_temp_new_i64(); sgm
= tcg_temp_new_i64(); tcg_gen_mov_i64(xb, cpu_vsrh(xB(ctx->
opcode))); tcg_gen_movi_i64(sgm, 0x8000000000000000ul); switch
(1) { case 1: { tcg_gen_andc_i64(xb, xb, sgm); break; } case
2: { tcg_gen_or_i64(xb, xb, sgm); break; } case 3: { tcg_gen_xor_i64
(xb, xb, sgm); break; } case 4: { TCGv_i64 xa = tcg_temp_new_i64
(); tcg_gen_mov_i64(xa, cpu_vsrh(xA(ctx->opcode))); tcg_gen_and_i64
(xa, xa, sgm); tcg_gen_andc_i64(xb, xb, sgm); tcg_gen_or_i64(
xb, xb, xa); tcg_temp_free_i64(xa); break; } } tcg_gen_mov_i64
(cpu_vsrh(xT(ctx->opcode)), xb); tcg_temp_free_i64(xb); tcg_temp_free_i64
(sgm); }
7226VSX_SCALAR_MOVE(xsnabsdp, OP_NABS, SGN_MASK_DP)static void gen_xsnabsdp(DisasContext * ctx) { TCGv_i64 xb, sgm
; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xb = tcg_temp_new_i64(); sgm
= tcg_temp_new_i64(); tcg_gen_mov_i64(xb, cpu_vsrh(xB(ctx->
opcode))); tcg_gen_movi_i64(sgm, 0x8000000000000000ul); switch
(2) { case 1: { tcg_gen_andc_i64(xb, xb, sgm); break; } case
2: { tcg_gen_or_i64(xb, xb, sgm); break; } case 3: { tcg_gen_xor_i64
(xb, xb, sgm); break; } case 4: { TCGv_i64 xa = tcg_temp_new_i64
(); tcg_gen_mov_i64(xa, cpu_vsrh(xA(ctx->opcode))); tcg_gen_and_i64
(xa, xa, sgm); tcg_gen_andc_i64(xb, xb, sgm); tcg_gen_or_i64(
xb, xb, xa); tcg_temp_free_i64(xa); break; } } tcg_gen_mov_i64
(cpu_vsrh(xT(ctx->opcode)), xb); tcg_temp_free_i64(xb); tcg_temp_free_i64
(sgm); }
7227VSX_SCALAR_MOVE(xsnegdp, OP_NEG, SGN_MASK_DP)static void gen_xsnegdp(DisasContext * ctx) { TCGv_i64 xb, sgm
; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xb = tcg_temp_new_i64(); sgm
= tcg_temp_new_i64(); tcg_gen_mov_i64(xb, cpu_vsrh(xB(ctx->
opcode))); tcg_gen_movi_i64(sgm, 0x8000000000000000ul); switch
(3) { case 1: { tcg_gen_andc_i64(xb, xb, sgm); break; } case
2: { tcg_gen_or_i64(xb, xb, sgm); break; } case 3: { tcg_gen_xor_i64
(xb, xb, sgm); break; } case 4: { TCGv_i64 xa = tcg_temp_new_i64
(); tcg_gen_mov_i64(xa, cpu_vsrh(xA(ctx->opcode))); tcg_gen_and_i64
(xa, xa, sgm); tcg_gen_andc_i64(xb, xb, sgm); tcg_gen_or_i64(
xb, xb, xa); tcg_temp_free_i64(xa); break; } } tcg_gen_mov_i64
(cpu_vsrh(xT(ctx->opcode)), xb); tcg_temp_free_i64(xb); tcg_temp_free_i64
(sgm); }
7228VSX_SCALAR_MOVE(xscpsgndp, OP_CPSGN, SGN_MASK_DP)static void gen_xscpsgndp(DisasContext * ctx) { TCGv_i64 xb, sgm
; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xb = tcg_temp_new_i64(); sgm
= tcg_temp_new_i64(); tcg_gen_mov_i64(xb, cpu_vsrh(xB(ctx->
opcode))); tcg_gen_movi_i64(sgm, 0x8000000000000000ul); switch
(4) { case 1: { tcg_gen_andc_i64(xb, xb, sgm); break; } case
2: { tcg_gen_or_i64(xb, xb, sgm); break; } case 3: { tcg_gen_xor_i64
(xb, xb, sgm); break; } case 4: { TCGv_i64 xa = tcg_temp_new_i64
(); tcg_gen_mov_i64(xa, cpu_vsrh(xA(ctx->opcode))); tcg_gen_and_i64
(xa, xa, sgm); tcg_gen_andc_i64(xb, xb, sgm); tcg_gen_or_i64(
xb, xb, xa); tcg_temp_free_i64(xa); break; } } tcg_gen_mov_i64
(cpu_vsrh(xT(ctx->opcode)), xb); tcg_temp_free_i64(xb); tcg_temp_free_i64
(sgm); }
7229
7230#define VSX_VECTOR_MOVE(name, op, sgn_mask)static void gen_name(DisasContext * ctx) { TCGv_i64 xbh, xbl,
sgm; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xbh = tcg_temp_new_i64();
xbl = tcg_temp_new_i64(); sgm = tcg_temp_new_i64(); tcg_gen_mov_i64
(xbh, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(xbl, cpu_vsrl
(xB(ctx->opcode))); tcg_gen_movi_i64(sgm, sgn_mask); switch
(op) { case 1: { tcg_gen_andc_i64(xbh, xbh, sgm); tcg_gen_andc_i64
(xbl, xbl, sgm); break; } case 2: { tcg_gen_or_i64(xbh, xbh, sgm
); tcg_gen_or_i64(xbl, xbl, sgm); break; } case 3: { tcg_gen_xor_i64
(xbh, xbh, sgm); tcg_gen_xor_i64(xbl, xbl, sgm); break; } case
4: { TCGv_i64 xah = tcg_temp_new_i64(); TCGv_i64 xal = tcg_temp_new_i64
(); tcg_gen_mov_i64(xah, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(xal, cpu_vsrl(xA(ctx->opcode))); tcg_gen_and_i64(xah, xah
, sgm); tcg_gen_and_i64(xal, xal, sgm); tcg_gen_andc_i64(xbh,
xbh, sgm); tcg_gen_andc_i64(xbl, xbl, sgm); tcg_gen_or_i64(xbh
, xbh, xah); tcg_gen_or_i64(xbl, xbl, xal); tcg_temp_free_i64
(xah); tcg_temp_free_i64(xal); break; } } tcg_gen_mov_i64(cpu_vsrh
(xT(ctx->opcode)), xbh); tcg_gen_mov_i64(cpu_vsrl(xT(ctx->
opcode)), xbl); tcg_temp_free_i64(xbh); tcg_temp_free_i64(xbl
); tcg_temp_free_i64(sgm); } \
7231static void glue(gen_, name)gen_name(DisasContext * ctx) \
7232 { \
7233 TCGv_i64 xbh, xbl, sgm; \
7234 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) { \
7235 gen_exception(ctx, POWERPC_EXCP_VSXU); \
7236 return; \
7237 } \
7238 xbh = tcg_temp_new_i64(); \
7239 xbl = tcg_temp_new_i64(); \
7240 sgm = tcg_temp_new_i64(); \
7241 tcg_gen_mov_i64(xbh, cpu_vsrh(xB(ctx->opcode))); \
7242 tcg_gen_mov_i64(xbl, cpu_vsrl(xB(ctx->opcode))); \
7243 tcg_gen_movi_i64(sgm, sgn_mask); \
7244 switch (op) { \
7245 case OP_ABS1: { \
7246 tcg_gen_andc_i64(xbh, xbh, sgm); \
7247 tcg_gen_andc_i64(xbl, xbl, sgm); \
7248 break; \
7249 } \
7250 case OP_NABS2: { \
7251 tcg_gen_or_i64(xbh, xbh, sgm); \
7252 tcg_gen_or_i64(xbl, xbl, sgm); \
7253 break; \
7254 } \
7255 case OP_NEG3: { \
7256 tcg_gen_xor_i64(xbh, xbh, sgm); \
7257 tcg_gen_xor_i64(xbl, xbl, sgm); \
7258 break; \
7259 } \
7260 case OP_CPSGN4: { \
7261 TCGv_i64 xah = tcg_temp_new_i64(); \
7262 TCGv_i64 xal = tcg_temp_new_i64(); \
7263 tcg_gen_mov_i64(xah, cpu_vsrh(xA(ctx->opcode))); \
7264 tcg_gen_mov_i64(xal, cpu_vsrl(xA(ctx->opcode))); \
7265 tcg_gen_and_i64(xah, xah, sgm); \
7266 tcg_gen_and_i64(xal, xal, sgm); \
7267 tcg_gen_andc_i64(xbh, xbh, sgm); \
7268 tcg_gen_andc_i64(xbl, xbl, sgm); \
7269 tcg_gen_or_i64(xbh, xbh, xah); \
7270 tcg_gen_or_i64(xbl, xbl, xal); \
7271 tcg_temp_free_i64(xah); \
7272 tcg_temp_free_i64(xal); \
7273 break; \
7274 } \
7275 } \
7276 tcg_gen_mov_i64(cpu_vsrh(xT(ctx->opcode)), xbh); \
7277 tcg_gen_mov_i64(cpu_vsrl(xT(ctx->opcode)), xbl); \
7278 tcg_temp_free_i64(xbh); \
7279 tcg_temp_free_i64(xbl); \
7280 tcg_temp_free_i64(sgm); \
7281 }
7282
7283VSX_VECTOR_MOVE(xvabsdp, OP_ABS, SGN_MASK_DP)static void gen_xvabsdp(DisasContext * ctx) { TCGv_i64 xbh, xbl
, sgm; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xbh = tcg_temp_new_i64();
xbl = tcg_temp_new_i64(); sgm = tcg_temp_new_i64(); tcg_gen_mov_i64
(xbh, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(xbl, cpu_vsrl
(xB(ctx->opcode))); tcg_gen_movi_i64(sgm, 0x8000000000000000ul
); switch (1) { case 1: { tcg_gen_andc_i64(xbh, xbh, sgm); tcg_gen_andc_i64
(xbl, xbl, sgm); break; } case 2: { tcg_gen_or_i64(xbh, xbh, sgm
); tcg_gen_or_i64(xbl, xbl, sgm); break; } case 3: { tcg_gen_xor_i64
(xbh, xbh, sgm); tcg_gen_xor_i64(xbl, xbl, sgm); break; } case
4: { TCGv_i64 xah = tcg_temp_new_i64(); TCGv_i64 xal = tcg_temp_new_i64
(); tcg_gen_mov_i64(xah, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(xal, cpu_vsrl(xA(ctx->opcode))); tcg_gen_and_i64(xah, xah
, sgm); tcg_gen_and_i64(xal, xal, sgm); tcg_gen_andc_i64(xbh,
xbh, sgm); tcg_gen_andc_i64(xbl, xbl, sgm); tcg_gen_or_i64(xbh
, xbh, xah); tcg_gen_or_i64(xbl, xbl, xal); tcg_temp_free_i64
(xah); tcg_temp_free_i64(xal); break; } } tcg_gen_mov_i64(cpu_vsrh
(xT(ctx->opcode)), xbh); tcg_gen_mov_i64(cpu_vsrl(xT(ctx->
opcode)), xbl); tcg_temp_free_i64(xbh); tcg_temp_free_i64(xbl
); tcg_temp_free_i64(sgm); }
7284VSX_VECTOR_MOVE(xvnabsdp, OP_NABS, SGN_MASK_DP)static void gen_xvnabsdp(DisasContext * ctx) { TCGv_i64 xbh, xbl
, sgm; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xbh = tcg_temp_new_i64();
xbl = tcg_temp_new_i64(); sgm = tcg_temp_new_i64(); tcg_gen_mov_i64
(xbh, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(xbl, cpu_vsrl
(xB(ctx->opcode))); tcg_gen_movi_i64(sgm, 0x8000000000000000ul
); switch (2) { case 1: { tcg_gen_andc_i64(xbh, xbh, sgm); tcg_gen_andc_i64
(xbl, xbl, sgm); break; } case 2: { tcg_gen_or_i64(xbh, xbh, sgm
); tcg_gen_or_i64(xbl, xbl, sgm); break; } case 3: { tcg_gen_xor_i64
(xbh, xbh, sgm); tcg_gen_xor_i64(xbl, xbl, sgm); break; } case
4: { TCGv_i64 xah = tcg_temp_new_i64(); TCGv_i64 xal = tcg_temp_new_i64
(); tcg_gen_mov_i64(xah, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(xal, cpu_vsrl(xA(ctx->opcode))); tcg_gen_and_i64(xah, xah
, sgm); tcg_gen_and_i64(xal, xal, sgm); tcg_gen_andc_i64(xbh,
xbh, sgm); tcg_gen_andc_i64(xbl, xbl, sgm); tcg_gen_or_i64(xbh
, xbh, xah); tcg_gen_or_i64(xbl, xbl, xal); tcg_temp_free_i64
(xah); tcg_temp_free_i64(xal); break; } } tcg_gen_mov_i64(cpu_vsrh
(xT(ctx->opcode)), xbh); tcg_gen_mov_i64(cpu_vsrl(xT(ctx->
opcode)), xbl); tcg_temp_free_i64(xbh); tcg_temp_free_i64(xbl
); tcg_temp_free_i64(sgm); }
7285VSX_VECTOR_MOVE(xvnegdp, OP_NEG, SGN_MASK_DP)static void gen_xvnegdp(DisasContext * ctx) { TCGv_i64 xbh, xbl
, sgm; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xbh = tcg_temp_new_i64();
xbl = tcg_temp_new_i64(); sgm = tcg_temp_new_i64(); tcg_gen_mov_i64
(xbh, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(xbl, cpu_vsrl
(xB(ctx->opcode))); tcg_gen_movi_i64(sgm, 0x8000000000000000ul
); switch (3) { case 1: { tcg_gen_andc_i64(xbh, xbh, sgm); tcg_gen_andc_i64
(xbl, xbl, sgm); break; } case 2: { tcg_gen_or_i64(xbh, xbh, sgm
); tcg_gen_or_i64(xbl, xbl, sgm); break; } case 3: { tcg_gen_xor_i64
(xbh, xbh, sgm); tcg_gen_xor_i64(xbl, xbl, sgm); break; } case
4: { TCGv_i64 xah = tcg_temp_new_i64(); TCGv_i64 xal = tcg_temp_new_i64
(); tcg_gen_mov_i64(xah, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(xal, cpu_vsrl(xA(ctx->opcode))); tcg_gen_and_i64(xah, xah
, sgm); tcg_gen_and_i64(xal, xal, sgm); tcg_gen_andc_i64(xbh,
xbh, sgm); tcg_gen_andc_i64(xbl, xbl, sgm); tcg_gen_or_i64(xbh
, xbh, xah); tcg_gen_or_i64(xbl, xbl, xal); tcg_temp_free_i64
(xah); tcg_temp_free_i64(xal); break; } } tcg_gen_mov_i64(cpu_vsrh
(xT(ctx->opcode)), xbh); tcg_gen_mov_i64(cpu_vsrl(xT(ctx->
opcode)), xbl); tcg_temp_free_i64(xbh); tcg_temp_free_i64(xbl
); tcg_temp_free_i64(sgm); }
7286VSX_VECTOR_MOVE(xvcpsgndp, OP_CPSGN, SGN_MASK_DP)static void gen_xvcpsgndp(DisasContext * ctx) { TCGv_i64 xbh,
xbl, sgm; if (__builtin_expect(!!(!ctx->vsx_enabled), 0))
{ gen_exception(ctx, POWERPC_EXCP_VSXU); return; } xbh = tcg_temp_new_i64
(); xbl = tcg_temp_new_i64(); sgm = tcg_temp_new_i64(); tcg_gen_mov_i64
(xbh, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(xbl, cpu_vsrl
(xB(ctx->opcode))); tcg_gen_movi_i64(sgm, 0x8000000000000000ul
); switch (4) { case 1: { tcg_gen_andc_i64(xbh, xbh, sgm); tcg_gen_andc_i64
(xbl, xbl, sgm); break; } case 2: { tcg_gen_or_i64(xbh, xbh, sgm
); tcg_gen_or_i64(xbl, xbl, sgm); break; } case 3: { tcg_gen_xor_i64
(xbh, xbh, sgm); tcg_gen_xor_i64(xbl, xbl, sgm); break; } case
4: { TCGv_i64 xah = tcg_temp_new_i64(); TCGv_i64 xal = tcg_temp_new_i64
(); tcg_gen_mov_i64(xah, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(xal, cpu_vsrl(xA(ctx->opcode))); tcg_gen_and_i64(xah, xah
, sgm); tcg_gen_and_i64(xal, xal, sgm); tcg_gen_andc_i64(xbh,
xbh, sgm); tcg_gen_andc_i64(xbl, xbl, sgm); tcg_gen_or_i64(xbh
, xbh, xah); tcg_gen_or_i64(xbl, xbl, xal); tcg_temp_free_i64
(xah); tcg_temp_free_i64(xal); break; } } tcg_gen_mov_i64(cpu_vsrh
(xT(ctx->opcode)), xbh); tcg_gen_mov_i64(cpu_vsrl(xT(ctx->
opcode)), xbl); tcg_temp_free_i64(xbh); tcg_temp_free_i64(xbl
); tcg_temp_free_i64(sgm); }
7287VSX_VECTOR_MOVE(xvabssp, OP_ABS, SGN_MASK_SP)static void gen_xvabssp(DisasContext * ctx) { TCGv_i64 xbh, xbl
, sgm; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xbh = tcg_temp_new_i64();
xbl = tcg_temp_new_i64(); sgm = tcg_temp_new_i64(); tcg_gen_mov_i64
(xbh, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(xbl, cpu_vsrl
(xB(ctx->opcode))); tcg_gen_movi_i64(sgm, 0x8000000080000000ul
); switch (1) { case 1: { tcg_gen_andc_i64(xbh, xbh, sgm); tcg_gen_andc_i64
(xbl, xbl, sgm); break; } case 2: { tcg_gen_or_i64(xbh, xbh, sgm
); tcg_gen_or_i64(xbl, xbl, sgm); break; } case 3: { tcg_gen_xor_i64
(xbh, xbh, sgm); tcg_gen_xor_i64(xbl, xbl, sgm); break; } case
4: { TCGv_i64 xah = tcg_temp_new_i64(); TCGv_i64 xal = tcg_temp_new_i64
(); tcg_gen_mov_i64(xah, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(xal, cpu_vsrl(xA(ctx->opcode))); tcg_gen_and_i64(xah, xah
, sgm); tcg_gen_and_i64(xal, xal, sgm); tcg_gen_andc_i64(xbh,
xbh, sgm); tcg_gen_andc_i64(xbl, xbl, sgm); tcg_gen_or_i64(xbh
, xbh, xah); tcg_gen_or_i64(xbl, xbl, xal); tcg_temp_free_i64
(xah); tcg_temp_free_i64(xal); break; } } tcg_gen_mov_i64(cpu_vsrh
(xT(ctx->opcode)), xbh); tcg_gen_mov_i64(cpu_vsrl(xT(ctx->
opcode)), xbl); tcg_temp_free_i64(xbh); tcg_temp_free_i64(xbl
); tcg_temp_free_i64(sgm); }
7288VSX_VECTOR_MOVE(xvnabssp, OP_NABS, SGN_MASK_SP)static void gen_xvnabssp(DisasContext * ctx) { TCGv_i64 xbh, xbl
, sgm; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xbh = tcg_temp_new_i64();
xbl = tcg_temp_new_i64(); sgm = tcg_temp_new_i64(); tcg_gen_mov_i64
(xbh, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(xbl, cpu_vsrl
(xB(ctx->opcode))); tcg_gen_movi_i64(sgm, 0x8000000080000000ul
); switch (2) { case 1: { tcg_gen_andc_i64(xbh, xbh, sgm); tcg_gen_andc_i64
(xbl, xbl, sgm); break; } case 2: { tcg_gen_or_i64(xbh, xbh, sgm
); tcg_gen_or_i64(xbl, xbl, sgm); break; } case 3: { tcg_gen_xor_i64
(xbh, xbh, sgm); tcg_gen_xor_i64(xbl, xbl, sgm); break; } case
4: { TCGv_i64 xah = tcg_temp_new_i64(); TCGv_i64 xal = tcg_temp_new_i64
(); tcg_gen_mov_i64(xah, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(xal, cpu_vsrl(xA(ctx->opcode))); tcg_gen_and_i64(xah, xah
, sgm); tcg_gen_and_i64(xal, xal, sgm); tcg_gen_andc_i64(xbh,
xbh, sgm); tcg_gen_andc_i64(xbl, xbl, sgm); tcg_gen_or_i64(xbh
, xbh, xah); tcg_gen_or_i64(xbl, xbl, xal); tcg_temp_free_i64
(xah); tcg_temp_free_i64(xal); break; } } tcg_gen_mov_i64(cpu_vsrh
(xT(ctx->opcode)), xbh); tcg_gen_mov_i64(cpu_vsrl(xT(ctx->
opcode)), xbl); tcg_temp_free_i64(xbh); tcg_temp_free_i64(xbl
); tcg_temp_free_i64(sgm); }
7289VSX_VECTOR_MOVE(xvnegsp, OP_NEG, SGN_MASK_SP)static void gen_xvnegsp(DisasContext * ctx) { TCGv_i64 xbh, xbl
, sgm; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } xbh = tcg_temp_new_i64();
xbl = tcg_temp_new_i64(); sgm = tcg_temp_new_i64(); tcg_gen_mov_i64
(xbh, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(xbl, cpu_vsrl
(xB(ctx->opcode))); tcg_gen_movi_i64(sgm, 0x8000000080000000ul
); switch (3) { case 1: { tcg_gen_andc_i64(xbh, xbh, sgm); tcg_gen_andc_i64
(xbl, xbl, sgm); break; } case 2: { tcg_gen_or_i64(xbh, xbh, sgm
); tcg_gen_or_i64(xbl, xbl, sgm); break; } case 3: { tcg_gen_xor_i64
(xbh, xbh, sgm); tcg_gen_xor_i64(xbl, xbl, sgm); break; } case
4: { TCGv_i64 xah = tcg_temp_new_i64(); TCGv_i64 xal = tcg_temp_new_i64
(); tcg_gen_mov_i64(xah, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(xal, cpu_vsrl(xA(ctx->opcode))); tcg_gen_and_i64(xah, xah
, sgm); tcg_gen_and_i64(xal, xal, sgm); tcg_gen_andc_i64(xbh,
xbh, sgm); tcg_gen_andc_i64(xbl, xbl, sgm); tcg_gen_or_i64(xbh
, xbh, xah); tcg_gen_or_i64(xbl, xbl, xal); tcg_temp_free_i64
(xah); tcg_temp_free_i64(xal); break; } } tcg_gen_mov_i64(cpu_vsrh
(xT(ctx->opcode)), xbh); tcg_gen_mov_i64(cpu_vsrl(xT(ctx->
opcode)), xbl); tcg_temp_free_i64(xbh); tcg_temp_free_i64(xbl
); tcg_temp_free_i64(sgm); }
7290VSX_VECTOR_MOVE(xvcpsgnsp, OP_CPSGN, SGN_MASK_SP)static void gen_xvcpsgnsp(DisasContext * ctx) { TCGv_i64 xbh,
xbl, sgm; if (__builtin_expect(!!(!ctx->vsx_enabled), 0))
{ gen_exception(ctx, POWERPC_EXCP_VSXU); return; } xbh = tcg_temp_new_i64
(); xbl = tcg_temp_new_i64(); sgm = tcg_temp_new_i64(); tcg_gen_mov_i64
(xbh, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(xbl, cpu_vsrl
(xB(ctx->opcode))); tcg_gen_movi_i64(sgm, 0x8000000080000000ul
); switch (4) { case 1: { tcg_gen_andc_i64(xbh, xbh, sgm); tcg_gen_andc_i64
(xbl, xbl, sgm); break; } case 2: { tcg_gen_or_i64(xbh, xbh, sgm
); tcg_gen_or_i64(xbl, xbl, sgm); break; } case 3: { tcg_gen_xor_i64
(xbh, xbh, sgm); tcg_gen_xor_i64(xbl, xbl, sgm); break; } case
4: { TCGv_i64 xah = tcg_temp_new_i64(); TCGv_i64 xal = tcg_temp_new_i64
(); tcg_gen_mov_i64(xah, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(xal, cpu_vsrl(xA(ctx->opcode))); tcg_gen_and_i64(xah, xah
, sgm); tcg_gen_and_i64(xal, xal, sgm); tcg_gen_andc_i64(xbh,
xbh, sgm); tcg_gen_andc_i64(xbl, xbl, sgm); tcg_gen_or_i64(xbh
, xbh, xah); tcg_gen_or_i64(xbl, xbl, xal); tcg_temp_free_i64
(xah); tcg_temp_free_i64(xal); break; } } tcg_gen_mov_i64(cpu_vsrh
(xT(ctx->opcode)), xbh); tcg_gen_mov_i64(cpu_vsrl(xT(ctx->
opcode)), xbl); tcg_temp_free_i64(xbh); tcg_temp_free_i64(xbl
); tcg_temp_free_i64(sgm); }
7291
7292
7293#define VSX_LOGICAL(name, tcg_op) \
7294static void glue(gen_, name)gen_name(DisasContext * ctx) \
7295 { \
7296 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) { \
7297 gen_exception(ctx, POWERPC_EXCP_VSXU); \
7298 return; \
7299 } \
7300 tcg_op(cpu_vsrh(xT(ctx->opcode)), cpu_vsrh(xA(ctx->opcode)), \
7301 cpu_vsrh(xB(ctx->opcode))); \
7302 tcg_op(cpu_vsrl(xT(ctx->opcode)), cpu_vsrl(xA(ctx->opcode)), \
7303 cpu_vsrl(xB(ctx->opcode))); \
7304 }
7305
7306VSX_LOGICAL(xxland, tcg_gen_and_i64)
7307VSX_LOGICAL(xxlandc, tcg_gen_andc_i64)
7308VSX_LOGICAL(xxlor, tcg_gen_or_i64)
7309VSX_LOGICAL(xxlxor, tcg_gen_xor_i64)
7310VSX_LOGICAL(xxlnor, tcg_gen_nor_i64)
7311
7312#define VSX_XXMRG(name, high)static void gen_name(DisasContext * ctx) { TCGv_i64 a0, a1, b0
, b1; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_VSXU); return; } a0 = tcg_temp_new_i64(); a1
= tcg_temp_new_i64(); b0 = tcg_temp_new_i64(); b1 = tcg_temp_new_i64
(); if (high) { tcg_gen_mov_i64(a0, cpu_vsrh(xA(ctx->opcode
))); tcg_gen_mov_i64(a1, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(b0, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(b1, cpu_vsrh
(xB(ctx->opcode))); } else { tcg_gen_mov_i64(a0, cpu_vsrl(
xA(ctx->opcode))); tcg_gen_mov_i64(a1, cpu_vsrl(xA(ctx->
opcode))); tcg_gen_mov_i64(b0, cpu_vsrl(xB(ctx->opcode)));
tcg_gen_mov_i64(b1, cpu_vsrl(xB(ctx->opcode))); } tcg_gen_shri_i64
(a0, a0, 32); tcg_gen_shri_i64(b0, b0, 32); tcg_gen_deposit_i64
(cpu_vsrh(xT(ctx->opcode)), b0, a0, 32, 32); tcg_gen_deposit_i64
(cpu_vsrl(xT(ctx->opcode)), b1, a1, 32, 32); tcg_temp_free_i64
(a0); tcg_temp_free_i64(a1); tcg_temp_free_i64(b0); tcg_temp_free_i64
(b1); } \
7313static void glue(gen_, name)gen_name(DisasContext * ctx) \
7314 { \
7315 TCGv_i64 a0, a1, b0, b1; \
7316 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) { \
7317 gen_exception(ctx, POWERPC_EXCP_VSXU); \
7318 return; \
7319 } \
7320 a0 = tcg_temp_new_i64(); \
7321 a1 = tcg_temp_new_i64(); \
7322 b0 = tcg_temp_new_i64(); \
7323 b1 = tcg_temp_new_i64(); \
7324 if (high) { \
7325 tcg_gen_mov_i64(a0, cpu_vsrh(xA(ctx->opcode))); \
7326 tcg_gen_mov_i64(a1, cpu_vsrh(xA(ctx->opcode))); \
7327 tcg_gen_mov_i64(b0, cpu_vsrh(xB(ctx->opcode))); \
7328 tcg_gen_mov_i64(b1, cpu_vsrh(xB(ctx->opcode))); \
7329 } else { \
7330 tcg_gen_mov_i64(a0, cpu_vsrl(xA(ctx->opcode))); \
7331 tcg_gen_mov_i64(a1, cpu_vsrl(xA(ctx->opcode))); \
7332 tcg_gen_mov_i64(b0, cpu_vsrl(xB(ctx->opcode))); \
7333 tcg_gen_mov_i64(b1, cpu_vsrl(xB(ctx->opcode))); \
7334 } \
7335 tcg_gen_shri_i64(a0, a0, 32); \
7336 tcg_gen_shri_i64(b0, b0, 32); \
7337 tcg_gen_deposit_i64(cpu_vsrh(xT(ctx->opcode)), \
7338 b0, a0, 32, 32); \
7339 tcg_gen_deposit_i64(cpu_vsrl(xT(ctx->opcode)), \
7340 b1, a1, 32, 32); \
7341 tcg_temp_free_i64(a0); \
7342 tcg_temp_free_i64(a1); \
7343 tcg_temp_free_i64(b0); \
7344 tcg_temp_free_i64(b1); \
7345 }
7346
7347VSX_XXMRG(xxmrghw, 1)static void gen_xxmrghw(DisasContext * ctx) { TCGv_i64 a0, a1
, b0, b1; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VSXU); return; } a0 = tcg_temp_new_i64
(); a1 = tcg_temp_new_i64(); b0 = tcg_temp_new_i64(); b1 = tcg_temp_new_i64
(); if (1) { tcg_gen_mov_i64(a0, cpu_vsrh(xA(ctx->opcode))
); tcg_gen_mov_i64(a1, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(b0, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(b1, cpu_vsrh
(xB(ctx->opcode))); } else { tcg_gen_mov_i64(a0, cpu_vsrl(
xA(ctx->opcode))); tcg_gen_mov_i64(a1, cpu_vsrl(xA(ctx->
opcode))); tcg_gen_mov_i64(b0, cpu_vsrl(xB(ctx->opcode)));
tcg_gen_mov_i64(b1, cpu_vsrl(xB(ctx->opcode))); } tcg_gen_shri_i64
(a0, a0, 32); tcg_gen_shri_i64(b0, b0, 32); tcg_gen_deposit_i64
(cpu_vsrh(xT(ctx->opcode)), b0, a0, 32, 32); tcg_gen_deposit_i64
(cpu_vsrl(xT(ctx->opcode)), b1, a1, 32, 32); tcg_temp_free_i64
(a0); tcg_temp_free_i64(a1); tcg_temp_free_i64(b0); tcg_temp_free_i64
(b1); }
7348VSX_XXMRG(xxmrglw, 0)static void gen_xxmrglw(DisasContext * ctx) { TCGv_i64 a0, a1
, b0, b1; if (__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_VSXU); return; } a0 = tcg_temp_new_i64
(); a1 = tcg_temp_new_i64(); b0 = tcg_temp_new_i64(); b1 = tcg_temp_new_i64
(); if (0) { tcg_gen_mov_i64(a0, cpu_vsrh(xA(ctx->opcode))
); tcg_gen_mov_i64(a1, cpu_vsrh(xA(ctx->opcode))); tcg_gen_mov_i64
(b0, cpu_vsrh(xB(ctx->opcode))); tcg_gen_mov_i64(b1, cpu_vsrh
(xB(ctx->opcode))); } else { tcg_gen_mov_i64(a0, cpu_vsrl(
xA(ctx->opcode))); tcg_gen_mov_i64(a1, cpu_vsrl(xA(ctx->
opcode))); tcg_gen_mov_i64(b0, cpu_vsrl(xB(ctx->opcode)));
tcg_gen_mov_i64(b1, cpu_vsrl(xB(ctx->opcode))); } tcg_gen_shri_i64
(a0, a0, 32); tcg_gen_shri_i64(b0, b0, 32); tcg_gen_deposit_i64
(cpu_vsrh(xT(ctx->opcode)), b0, a0, 32, 32); tcg_gen_deposit_i64
(cpu_vsrl(xT(ctx->opcode)), b1, a1, 32, 32); tcg_temp_free_i64
(a0); tcg_temp_free_i64(a1); tcg_temp_free_i64(b0); tcg_temp_free_i64
(b1); }
7349
7350static void gen_xxsel(DisasContext * ctx)
7351{
7352 TCGv_i64 a, b, c;
7353 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
7354 gen_exception(ctx, POWERPC_EXCP_VSXU);
7355 return;
7356 }
7357 a = tcg_temp_new_i64();
7358 b = tcg_temp_new_i64();
7359 c = tcg_temp_new_i64();
7360
7361 tcg_gen_mov_i64(a, cpu_vsrh(xA(ctx->opcode)));
7362 tcg_gen_mov_i64(b, cpu_vsrh(xB(ctx->opcode)));
7363 tcg_gen_mov_i64(c, cpu_vsrh(xC(ctx->opcode)));
7364
7365 tcg_gen_and_i64(b, b, c);
7366 tcg_gen_andc_i64(a, a, c);
7367 tcg_gen_or_i64(cpu_vsrh(xT(ctx->opcode)), a, b);
7368
7369 tcg_gen_mov_i64(a, cpu_vsrl(xA(ctx->opcode)));
7370 tcg_gen_mov_i64(b, cpu_vsrl(xB(ctx->opcode)));
7371 tcg_gen_mov_i64(c, cpu_vsrl(xC(ctx->opcode)));
7372
7373 tcg_gen_and_i64(b, b, c);
7374 tcg_gen_andc_i64(a, a, c);
7375 tcg_gen_or_i64(cpu_vsrl(xT(ctx->opcode)), a, b);
7376
7377 tcg_temp_free_i64(a);
7378 tcg_temp_free_i64(b);
7379 tcg_temp_free_i64(c);
7380}
7381
7382static void gen_xxspltw(DisasContext *ctx)
7383{
7384 TCGv_i64 b, b2;
7385 TCGv_i64 vsr = (UIM(ctx->opcode) & 2) ?
7386 cpu_vsrl(xB(ctx->opcode)) :
7387 cpu_vsrh(xB(ctx->opcode));
7388
7389 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
7390 gen_exception(ctx, POWERPC_EXCP_VSXU);
7391 return;
7392 }
7393
7394 b = tcg_temp_new_i64();
7395 b2 = tcg_temp_new_i64();
7396
7397 if (UIM(ctx->opcode) & 1) {
7398 tcg_gen_ext32u_i64(b, vsr);
7399 } else {
7400 tcg_gen_shri_i64(b, vsr, 32);
7401 }
7402
7403 tcg_gen_shli_i64(b2, b, 32);
7404 tcg_gen_or_i64(cpu_vsrh(xT(ctx->opcode)), b, b2);
7405 tcg_gen_mov_i64(cpu_vsrl(xT(ctx->opcode)), cpu_vsrh(xT(ctx->opcode)));
7406
7407 tcg_temp_free_i64(b);
7408 tcg_temp_free_i64(b2);
7409}
7410
7411static void gen_xxsldwi(DisasContext *ctx)
7412{
7413 TCGv_i64 xth, xtl;
7414 if (unlikely(!ctx->vsx_enabled)__builtin_expect(!!(!ctx->vsx_enabled), 0)) {
7415 gen_exception(ctx, POWERPC_EXCP_VSXU);
7416 return;
7417 }
7418 xth = tcg_temp_new_i64();
7419 xtl = tcg_temp_new_i64();
7420
7421 switch (SHW(ctx->opcode)) {
7422 case 0: {
7423 tcg_gen_mov_i64(xth, cpu_vsrh(xA(ctx->opcode)));
7424 tcg_gen_mov_i64(xtl, cpu_vsrl(xA(ctx->opcode)));
7425 break;
7426 }
7427 case 1: {
7428 TCGv_i64 t0 = tcg_temp_new_i64();
7429 tcg_gen_mov_i64(xth, cpu_vsrh(xA(ctx->opcode)));
7430 tcg_gen_shli_i64(xth, xth, 32);
7431 tcg_gen_mov_i64(t0, cpu_vsrl(xA(ctx->opcode)));
7432 tcg_gen_shri_i64(t0, t0, 32);
7433 tcg_gen_or_i64(xth, xth, t0);
7434 tcg_gen_mov_i64(xtl, cpu_vsrl(xA(ctx->opcode)));
7435 tcg_gen_shli_i64(xtl, xtl, 32);
7436 tcg_gen_mov_i64(t0, cpu_vsrh(xB(ctx->opcode)));
7437 tcg_gen_shri_i64(t0, t0, 32);
7438 tcg_gen_or_i64(xtl, xtl, t0);
7439 tcg_temp_free_i64(t0);
7440 break;
7441 }
7442 case 2: {
7443 tcg_gen_mov_i64(xth, cpu_vsrl(xA(ctx->opcode)));
7444 tcg_gen_mov_i64(xtl, cpu_vsrh(xB(ctx->opcode)));
7445 break;
7446 }
7447 case 3: {
7448 TCGv_i64 t0 = tcg_temp_new_i64();
7449 tcg_gen_mov_i64(xth, cpu_vsrl(xA(ctx->opcode)));
7450 tcg_gen_shli_i64(xth, xth, 32);
7451 tcg_gen_mov_i64(t0, cpu_vsrh(xB(ctx->opcode)));
7452 tcg_gen_shri_i64(t0, t0, 32);
7453 tcg_gen_or_i64(xth, xth, t0);
7454 tcg_gen_mov_i64(xtl, cpu_vsrh(xB(ctx->opcode)));
7455 tcg_gen_shli_i64(xtl, xtl, 32);
7456 tcg_gen_mov_i64(t0, cpu_vsrl(xB(ctx->opcode)));
7457 tcg_gen_shri_i64(t0, t0, 32);
7458 tcg_gen_or_i64(xtl, xtl, t0);
7459 tcg_temp_free_i64(t0);
7460 break;
7461 }
7462 }
7463
7464 tcg_gen_mov_i64(cpu_vsrh(xT(ctx->opcode)), xth);
7465 tcg_gen_mov_i64(cpu_vsrl(xT(ctx->opcode)), xtl);
7466
7467 tcg_temp_free_i64(xth);
7468 tcg_temp_free_i64(xtl);
7469}
7470
7471
7472/*** SPE extension ***/
7473/* Register moves */
7474
7475static inline void gen_evmra(DisasContext *ctx)
7476{
7477
7478 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
7479 gen_exception(ctx, POWERPC_EXCP_SPEU);
7480 return;
7481 }
7482
7483#if defined(TARGET_PPC64)
7484 /* rD := rA */
7485 tcg_gen_mov_i64(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
7486
7487 /* spe_acc := rA */
7488 tcg_gen_st_i64(cpu_gpr[rA(ctx->opcode)],
7489 cpu_env,
7490 offsetof(CPUPPCState, spe_acc)__builtin_offsetof(CPUPPCState, spe_acc));
7491#else
7492 TCGv_i64 tmp = tcg_temp_new_i64();
7493
7494 /* tmp := rA_lo + rA_hi << 32 */
7495 tcg_gen_concat_i32_i64(tmp, cpu_gpr[rA(ctx->opcode)], cpu_gprh[rA(ctx->opcode)]);
7496
7497 /* spe_acc := tmp */
7498 tcg_gen_st_i64(tmp, cpu_env, offsetof(CPUPPCState, spe_acc)__builtin_offsetof(CPUPPCState, spe_acc));
7499 tcg_temp_free_i64(tmp);
7500
7501 /* rD := rA */
7502 tcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
7503 tcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)]);
7504#endif
7505}
7506
7507static inline void gen_load_gpr64(TCGv_i64 t, int reg)
7508{
7509#if defined(TARGET_PPC64)
7510 tcg_gen_mov_i64(t, cpu_gpr[reg]);
7511#else
7512 tcg_gen_concat_i32_i64(t, cpu_gpr[reg], cpu_gprh[reg]);
7513#endif
7514}
7515
7516static inline void gen_store_gpr64(int reg, TCGv_i64 t)
7517{
7518#if defined(TARGET_PPC64)
7519 tcg_gen_mov_i64(cpu_gpr[reg], t);
7520#else
7521 TCGv_i64 tmp = tcg_temp_new_i64();
7522 tcg_gen_trunc_i64_i32(cpu_gpr[reg], t);
7523 tcg_gen_shri_i64(tmp, t, 32);
7524 tcg_gen_trunc_i64_i32(cpu_gprh[reg], tmp);
7525 tcg_temp_free_i64(tmp);
7526#endif
7527}
7528
7529#define GEN_SPE(name0, name1, opc2, opc3, inval0, inval1, type){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval0, .inval2 = inval1, .type = type, .type2
= PPC_NONE, .handler = &gen_name0_name1, }, .oname = "name0_name1"
, } \
7530static void glue(gen_, name0##_##name1)gen_name0##_##name1(DisasContext *ctx) \
7531{ \
7532 if (Rc(ctx->opcode)) \
7533 gen_##name1(ctx); \
7534 else \
7535 gen_##name0(ctx); \
7536}
7537
7538/* Handler for undefined SPE opcodes */
7539static inline void gen_speundef(DisasContext *ctx)
7540{
7541 gen_inval_exception(ctx, POWERPC_EXCP_INVAL_INVAL);
7542}
7543
7544/* SPE logic */
7545#if defined(TARGET_PPC64)
7546#define GEN_SPEOP_LOGIC2(name, tcg_op)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx
->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_op(cpu_gprh[
rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh[rB
(ctx->opcode)]); } \
7547static inline void gen_##name(DisasContext *ctx) \
7548{ \
7549 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7550 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7551 return; \
7552 } \
7553 tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], \
7554 cpu_gpr[rB(ctx->opcode)]); \
7555}
7556#else
7557#define GEN_SPEOP_LOGIC2(name, tcg_op)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx
->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_op(cpu_gprh[
rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh[rB
(ctx->opcode)]); } \
7558static inline void gen_##name(DisasContext *ctx) \
7559{ \
7560 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7561 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7562 return; \
7563 } \
7564 tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], \
7565 cpu_gpr[rB(ctx->opcode)]); \
7566 tcg_op(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], \
7567 cpu_gprh[rB(ctx->opcode)]); \
7568}
7569#endif
7570
7571GEN_SPEOP_LOGIC2(evand, tcg_gen_and_tl)static inline void gen_evand(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_and_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_gen_and_i32
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7572GEN_SPEOP_LOGIC2(evandc, tcg_gen_andc_tl)static inline void gen_evandc(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_andc_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_gen_andc_i32
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7573GEN_SPEOP_LOGIC2(evxor, tcg_gen_xor_tl)static inline void gen_evxor(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_xor_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_gen_xor_i32
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7574GEN_SPEOP_LOGIC2(evor, tcg_gen_or_tl)static inline void gen_evor(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_gen_or_i32
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7575GEN_SPEOP_LOGIC2(evnor, tcg_gen_nor_tl)static inline void gen_evnor(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_nor_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_gen_nor_i32
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7576GEN_SPEOP_LOGIC2(eveqv, tcg_gen_eqv_tl)static inline void gen_eveqv(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_eqv_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_gen_eqv_i32
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7577GEN_SPEOP_LOGIC2(evorc, tcg_gen_orc_tl)static inline void gen_evorc(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_orc_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_gen_orc_i32
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7578GEN_SPEOP_LOGIC2(evnand, tcg_gen_nand_tl)static inline void gen_evnand(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_nand_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_gen_nand_i32
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7579
7580/* SPE logic immediate */
7581#if defined(TARGET_PPC64)
7582#define GEN_SPEOP_TCG_LOGIC_IMM2(name, tcg_opi)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_opi(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(
ctx->opcode)], rB(ctx->opcode)); tcg_opi(cpu_gprh[rD(ctx
->opcode)], cpu_gprh[rA(ctx->opcode)], rB(ctx->opcode
)); } \
7583static inline void gen_##name(DisasContext *ctx) \
7584{ \
7585 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7586 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7587 return; \
7588 } \
7589 TCGv_i32 t0 = tcg_temp_local_new_i32(); \
7590 TCGv_i32 t1 = tcg_temp_local_new_i32(); \
7591 TCGv_i64 t2 = tcg_temp_local_new_i64(); \
7592 tcg_gen_trunc_i64_i32(t0, cpu_gpr[rA(ctx->opcode)]); \
7593 tcg_opi(t0, t0, rB(ctx->opcode)); \
7594 tcg_gen_shri_i64(t2, cpu_gpr[rA(ctx->opcode)], 32); \
7595 tcg_gen_trunc_i64_i32(t1, t2); \
7596 tcg_temp_free_i64(t2); \
7597 tcg_opi(t1, t1, rB(ctx->opcode)); \
7598 tcg_gen_concat_i32_i64(cpu_gpr[rD(ctx->opcode)], t0, t1); \
7599 tcg_temp_free_i32(t0); \
7600 tcg_temp_free_i32(t1); \
7601}
7602#else
7603#define GEN_SPEOP_TCG_LOGIC_IMM2(name, tcg_opi)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_opi(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(
ctx->opcode)], rB(ctx->opcode)); tcg_opi(cpu_gprh[rD(ctx
->opcode)], cpu_gprh[rA(ctx->opcode)], rB(ctx->opcode
)); } \
7604static inline void gen_##name(DisasContext *ctx) \
7605{ \
7606 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7607 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7608 return; \
7609 } \
7610 tcg_opi(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], \
7611 rB(ctx->opcode)); \
7612 tcg_opi(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], \
7613 rB(ctx->opcode)); \
7614}
7615#endif
7616GEN_SPEOP_TCG_LOGIC_IMM2(evslwi, tcg_gen_shli_i32)static inline void gen_evslwi(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], rB(ctx->opcode)); tcg_gen_shli_i32(cpu_gprh
[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], rB(ctx->
opcode)); };
7617GEN_SPEOP_TCG_LOGIC_IMM2(evsrwiu, tcg_gen_shri_i32)static inline void gen_evsrwiu(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_shri_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], rB(ctx->opcode)); tcg_gen_shri_i32(cpu_gprh
[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], rB(ctx->
opcode)); };
7618GEN_SPEOP_TCG_LOGIC_IMM2(evsrwis, tcg_gen_sari_i32)static inline void gen_evsrwis(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_sari_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], rB(ctx->opcode)); tcg_gen_sari_i32(cpu_gprh
[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], rB(ctx->
opcode)); };
7619GEN_SPEOP_TCG_LOGIC_IMM2(evrlwi, tcg_gen_rotli_i32)static inline void gen_evrlwi(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_rotli_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], rB(ctx->opcode)); tcg_gen_rotli_i32(
cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], rB
(ctx->opcode)); };
7620
7621/* SPE arithmetic */
7622#if defined(TARGET_PPC64)
7623#define GEN_SPEOP_ARITH1(name, tcg_op)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx
->opcode)]); tcg_op(cpu_gprh[rD(ctx->opcode)], cpu_gprh
[rA(ctx->opcode)]); } \
7624static inline void gen_##name(DisasContext *ctx) \
7625{ \
7626 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7627 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7628 return; \
7629 } \
7630 TCGv_i32 t0 = tcg_temp_local_new_i32(); \
7631 TCGv_i32 t1 = tcg_temp_local_new_i32(); \
7632 TCGv_i64 t2 = tcg_temp_local_new_i64(); \
7633 tcg_gen_trunc_i64_i32(t0, cpu_gpr[rA(ctx->opcode)]); \
7634 tcg_op(t0, t0); \
7635 tcg_gen_shri_i64(t2, cpu_gpr[rA(ctx->opcode)], 32); \
7636 tcg_gen_trunc_i64_i32(t1, t2); \
7637 tcg_temp_free_i64(t2); \
7638 tcg_op(t1, t1); \
7639 tcg_gen_concat_i32_i64(cpu_gpr[rD(ctx->opcode)], t0, t1); \
7640 tcg_temp_free_i32(t0); \
7641 tcg_temp_free_i32(t1); \
7642}
7643#else
7644#define GEN_SPEOP_ARITH1(name, tcg_op)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx
->opcode)]); tcg_op(cpu_gprh[rD(ctx->opcode)], cpu_gprh
[rA(ctx->opcode)]); } \
7645static inline void gen_##name(DisasContext *ctx) \
7646{ \
7647 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7648 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7649 return; \
7650 } \
7651 tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]); \
7652 tcg_op(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)]); \
7653}
7654#endif
7655
7656static inline void gen_op_evabs(TCGv_i32 ret, TCGv_i32 arg1)
7657{
7658 int l1 = gen_new_label();
7659 int l2 = gen_new_label();
7660
7661 tcg_gen_brcondi_i32(TCG_COND_GE, arg1, 0, l1);
7662 tcg_gen_neg_i32(ret, arg1);
7663 tcg_gen_br(l2);
7664 gen_set_label(l1);
7665 tcg_gen_mov_i32(ret, arg1);
7666 gen_set_label(l2);
7667}
7668GEN_SPEOP_ARITH1(evabs, gen_op_evabs)static inline void gen_evabs(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_op_evabs(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)]); gen_op_evabs(cpu_gprh[rD(ctx->opcode
)], cpu_gprh[rA(ctx->opcode)]); };
7669GEN_SPEOP_ARITH1(evneg, tcg_gen_neg_i32)static inline void gen_evneg(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_neg_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)]); tcg_gen_neg_i32(cpu_gprh[rD(ctx->opcode
)], cpu_gprh[rA(ctx->opcode)]); };
7670GEN_SPEOP_ARITH1(evextsb, tcg_gen_ext8s_i32)static inline void gen_evextsb(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_ext8s_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)]); tcg_gen_ext8s_i32(cpu_gprh[rD(ctx->
opcode)], cpu_gprh[rA(ctx->opcode)]); };
7671GEN_SPEOP_ARITH1(evextsh, tcg_gen_ext16s_i32)static inline void gen_evextsh(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_ext16s_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)]); tcg_gen_ext16s_i32(cpu_gprh[rD(ctx->
opcode)], cpu_gprh[rA(ctx->opcode)]); };
7672static inline void gen_op_evrndw(TCGv_i32 ret, TCGv_i32 arg1)
7673{
7674 tcg_gen_addi_i32(ret, arg1, 0x8000);
7675 tcg_gen_ext16u_i32(ret, ret);
7676}
7677GEN_SPEOP_ARITH1(evrndw, gen_op_evrndw)static inline void gen_evrndw(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_op_evrndw(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)]); gen_op_evrndw(cpu_gprh[rD(ctx->opcode
)], cpu_gprh[rA(ctx->opcode)]); };
7678GEN_SPEOP_ARITH1(evcntlsw, gen_helper_cntlsw32)static inline void gen_evcntlsw(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_cntlsw32(cpu_gpr[rD(ctx->opcode)],
cpu_gpr[rA(ctx->opcode)]); gen_helper_cntlsw32(cpu_gprh[rD
(ctx->opcode)], cpu_gprh[rA(ctx->opcode)]); };
7679GEN_SPEOP_ARITH1(evcntlzw, gen_helper_cntlzw32)static inline void gen_evcntlzw(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_cntlzw32(cpu_gpr[rD(ctx->opcode)],
cpu_gpr[rA(ctx->opcode)]); gen_helper_cntlzw32(cpu_gprh[rD
(ctx->opcode)], cpu_gprh[rA(ctx->opcode)]); };
7680
7681#if defined(TARGET_PPC64)
7682#define GEN_SPEOP_ARITH2(name, tcg_op)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx
->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_op(cpu_gprh[
rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh[rB
(ctx->opcode)]); } \
7683static inline void gen_##name(DisasContext *ctx) \
7684{ \
7685 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7686 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7687 return; \
7688 } \
7689 TCGv_i32 t0 = tcg_temp_local_new_i32(); \
7690 TCGv_i32 t1 = tcg_temp_local_new_i32(); \
7691 TCGv_i32 t2 = tcg_temp_local_new_i32(); \
7692 TCGv_i64 t3 = tcg_temp_local_new_i64(); \
7693 tcg_gen_trunc_i64_i32(t0, cpu_gpr[rA(ctx->opcode)]); \
7694 tcg_gen_trunc_i64_i32(t2, cpu_gpr[rB(ctx->opcode)]); \
7695 tcg_op(t0, t0, t2); \
7696 tcg_gen_shri_i64(t3, cpu_gpr[rA(ctx->opcode)], 32); \
7697 tcg_gen_trunc_i64_i32(t1, t3); \
7698 tcg_gen_shri_i64(t3, cpu_gpr[rB(ctx->opcode)], 32); \
7699 tcg_gen_trunc_i64_i32(t2, t3); \
7700 tcg_temp_free_i64(t3); \
7701 tcg_op(t1, t1, t2); \
7702 tcg_temp_free_i32(t2); \
7703 tcg_gen_concat_i32_i64(cpu_gpr[rD(ctx->opcode)], t0, t1); \
7704 tcg_temp_free_i32(t0); \
7705 tcg_temp_free_i32(t1); \
7706}
7707#else
7708#define GEN_SPEOP_ARITH2(name, tcg_op)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx
->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_op(cpu_gprh[
rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh[rB
(ctx->opcode)]); } \
7709static inline void gen_##name(DisasContext *ctx) \
7710{ \
7711 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7712 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7713 return; \
7714 } \
7715 tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], \
7716 cpu_gpr[rB(ctx->opcode)]); \
7717 tcg_op(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], \
7718 cpu_gprh[rB(ctx->opcode)]); \
7719}
7720#endif
7721
7722static inline void gen_op_evsrwu(TCGv_i32 ret, TCGv_i32 arg1, TCGv_i32 arg2)
7723{
7724 TCGv_i32 t0;
7725 int l1, l2;
7726
7727 l1 = gen_new_label();
7728 l2 = gen_new_label();
7729 t0 = tcg_temp_local_new_i32();
7730 /* No error here: 6 bits are used */
7731 tcg_gen_andi_i32(t0, arg2, 0x3F);
7732 tcg_gen_brcondi_i32(TCG_COND_GE, t0, 32, l1);
7733 tcg_gen_shr_i32(ret, arg1, t0);
7734 tcg_gen_br(l2);
7735 gen_set_label(l1);
7736 tcg_gen_movi_i32(ret, 0);
7737 gen_set_label(l2);
7738 tcg_temp_free_i32(t0);
7739}
7740GEN_SPEOP_ARITH2(evsrwu, gen_op_evsrwu)static inline void gen_evsrwu(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_op_evsrwu(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); gen_op_evsrwu
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7741static inline void gen_op_evsrws(TCGv_i32 ret, TCGv_i32 arg1, TCGv_i32 arg2)
7742{
7743 TCGv_i32 t0;
7744 int l1, l2;
7745
7746 l1 = gen_new_label();
7747 l2 = gen_new_label();
7748 t0 = tcg_temp_local_new_i32();
7749 /* No error here: 6 bits are used */
7750 tcg_gen_andi_i32(t0, arg2, 0x3F);
7751 tcg_gen_brcondi_i32(TCG_COND_GE, t0, 32, l1);
7752 tcg_gen_sar_i32(ret, arg1, t0);
7753 tcg_gen_br(l2);
7754 gen_set_label(l1);
7755 tcg_gen_movi_i32(ret, 0);
7756 gen_set_label(l2);
7757 tcg_temp_free_i32(t0);
7758}
7759GEN_SPEOP_ARITH2(evsrws, gen_op_evsrws)static inline void gen_evsrws(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_op_evsrws(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); gen_op_evsrws
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7760static inline void gen_op_evslw(TCGv_i32 ret, TCGv_i32 arg1, TCGv_i32 arg2)
7761{
7762 TCGv_i32 t0;
7763 int l1, l2;
7764
7765 l1 = gen_new_label();
7766 l2 = gen_new_label();
7767 t0 = tcg_temp_local_new_i32();
7768 /* No error here: 6 bits are used */
7769 tcg_gen_andi_i32(t0, arg2, 0x3F);
7770 tcg_gen_brcondi_i32(TCG_COND_GE, t0, 32, l1);
7771 tcg_gen_shl_i32(ret, arg1, t0);
7772 tcg_gen_br(l2);
7773 gen_set_label(l1);
7774 tcg_gen_movi_i32(ret, 0);
7775 gen_set_label(l2);
7776 tcg_temp_free_i32(t0);
7777}
7778GEN_SPEOP_ARITH2(evslw, gen_op_evslw)static inline void gen_evslw(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_op_evslw(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); gen_op_evslw
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7779static inline void gen_op_evrlw(TCGv_i32 ret, TCGv_i32 arg1, TCGv_i32 arg2)
7780{
7781 TCGv_i32 t0 = tcg_temp_new_i32();
7782 tcg_gen_andi_i32(t0, arg2, 0x1F);
7783 tcg_gen_rotl_i32(ret, arg1, t0);
7784 tcg_temp_free_i32(t0);
7785}
7786GEN_SPEOP_ARITH2(evrlw, gen_op_evrlw)static inline void gen_evrlw(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_op_evrlw(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); gen_op_evrlw
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7787static inline void gen_evmergehi(DisasContext *ctx)
7788{
7789 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
7790 gen_exception(ctx, POWERPC_EXCP_SPEU);
7791 return;
7792 }
7793#if defined(TARGET_PPC64)
7794 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
7795 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
7796 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rB(ctx->opcode)], 32);
7797 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rA(ctx->opcode)], 0xFFFFFFFF0000000ULL);
7798 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], t0, t1);
7799 tcg_temp_freetcg_temp_free_i32(t0);
7800 tcg_temp_freetcg_temp_free_i32(t1);
7801#else
7802 tcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gprh[rB(ctx->opcode)]);
7803 tcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)]);
7804#endif
7805}
7806GEN_SPEOP_ARITH2(evaddw, tcg_gen_add_i32)static inline void gen_evaddw(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_add_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); tcg_gen_add_i32
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7807static inline void gen_op_evsubf(TCGv_i32 ret, TCGv_i32 arg1, TCGv_i32 arg2)
7808{
7809 tcg_gen_sub_i32(ret, arg2, arg1);
7810}
7811GEN_SPEOP_ARITH2(evsubfw, gen_op_evsubf)static inline void gen_evsubfw(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_op_evsubf(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); gen_op_evsubf
(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], cpu_gprh
[rB(ctx->opcode)]); };
7812
7813/* SPE arithmetic immediate */
7814#if defined(TARGET_PPC64)
7815#define GEN_SPEOP_ARITH_IMM2(name, tcg_op)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rB(ctx
->opcode)], rA(ctx->opcode)); tcg_op(cpu_gprh[rD(ctx->
opcode)], cpu_gprh[rB(ctx->opcode)], rA(ctx->opcode)); } \
7816static inline void gen_##name(DisasContext *ctx) \
7817{ \
7818 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7819 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7820 return; \
7821 } \
7822 TCGv_i32 t0 = tcg_temp_local_new_i32(); \
7823 TCGv_i32 t1 = tcg_temp_local_new_i32(); \
7824 TCGv_i64 t2 = tcg_temp_local_new_i64(); \
7825 tcg_gen_trunc_i64_i32(t0, cpu_gpr[rB(ctx->opcode)]); \
7826 tcg_op(t0, t0, rA(ctx->opcode)); \
7827 tcg_gen_shri_i64(t2, cpu_gpr[rB(ctx->opcode)], 32); \
7828 tcg_gen_trunc_i64_i32(t1, t2); \
7829 tcg_temp_free_i64(t2); \
7830 tcg_op(t1, t1, rA(ctx->opcode)); \
7831 tcg_gen_concat_i32_i64(cpu_gpr[rD(ctx->opcode)], t0, t1); \
7832 tcg_temp_free_i32(t0); \
7833 tcg_temp_free_i32(t1); \
7834}
7835#else
7836#define GEN_SPEOP_ARITH_IMM2(name, tcg_op)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rB(ctx
->opcode)], rA(ctx->opcode)); tcg_op(cpu_gprh[rD(ctx->
opcode)], cpu_gprh[rB(ctx->opcode)], rA(ctx->opcode)); } \
7837static inline void gen_##name(DisasContext *ctx) \
7838{ \
7839 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7840 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7841 return; \
7842 } \
7843 tcg_op(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rB(ctx->opcode)], \
7844 rA(ctx->opcode)); \
7845 tcg_op(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rB(ctx->opcode)], \
7846 rA(ctx->opcode)); \
7847}
7848#endif
7849GEN_SPEOP_ARITH_IMM2(evaddiw, tcg_gen_addi_i32)static inline void gen_evaddiw(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_addi_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rB(ctx->opcode)], rA(ctx->opcode)); tcg_gen_addi_i32(cpu_gprh
[rD(ctx->opcode)], cpu_gprh[rB(ctx->opcode)], rA(ctx->
opcode)); };
7850GEN_SPEOP_ARITH_IMM2(evsubifw, tcg_gen_subi_i32)static inline void gen_evsubifw(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } tcg_gen_subi_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr
[rB(ctx->opcode)], rA(ctx->opcode)); tcg_gen_subi_i32(cpu_gprh
[rD(ctx->opcode)], cpu_gprh[rB(ctx->opcode)], rA(ctx->
opcode)); };
7851
7852/* SPE comparison */
7853#if defined(TARGET_PPC64)
7854#define GEN_SPEOP_COMP(name, tcg_cond)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } int l1 = gen_new_label(); int l2 = gen_new_label
(); int l3 = gen_new_label(); int l4 = gen_new_label(); tcg_gen_brcond_i32
(tcg_cond, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode
)], l1); tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)], 0); tcg_gen_br
(l2); gen_set_label(l1); tcg_gen_movi_i32(cpu_crf[crfD(ctx->
opcode)], (1 << 2) | (1 << 1) | (1 << 0)); gen_set_label
(l2); tcg_gen_brcond_i32(tcg_cond, cpu_gprh[rA(ctx->opcode
)], cpu_gprh[rB(ctx->opcode)], l3); tcg_gen_andi_i32(cpu_crf
[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)], ~((1 <<
3) | (1 << 0))); tcg_gen_br(l4); gen_set_label(l3); tcg_gen_ori_i32
(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)]
, (1 << 3) | (1 << 1)); gen_set_label(l4); } \
7855static inline void gen_##name(DisasContext *ctx) \
7856{ \
7857 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7858 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7859 return; \
7860 } \
7861 int l1 = gen_new_label(); \
7862 int l2 = gen_new_label(); \
7863 int l3 = gen_new_label(); \
7864 int l4 = gen_new_label(); \
7865 TCGv_i32 t0 = tcg_temp_local_new_i32(); \
7866 TCGv_i32 t1 = tcg_temp_local_new_i32(); \
7867 TCGv_i64 t2 = tcg_temp_local_new_i64(); \
7868 tcg_gen_trunc_i64_i32(t0, cpu_gpr[rA(ctx->opcode)]); \
7869 tcg_gen_trunc_i64_i32(t1, cpu_gpr[rB(ctx->opcode)]); \
7870 tcg_gen_brcond_i32(tcg_cond, t0, t1, l1); \
7871 tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)], 0); \
7872 tcg_gen_br(l2); \
7873 gen_set_label(l1); \
7874 tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)], \
7875 CRF_CL(1 << 2) | CRF_CH_OR_CL(1 << 1) | CRF_CH_AND_CL(1 << 0)); \
7876 gen_set_label(l2); \
7877 tcg_gen_shri_i64(t2, cpu_gpr[rA(ctx->opcode)], 32); \
7878 tcg_gen_trunc_i64_i32(t0, t2); \
7879 tcg_gen_shri_i64(t2, cpu_gpr[rB(ctx->opcode)], 32); \
7880 tcg_gen_trunc_i64_i32(t1, t2); \
7881 tcg_temp_free_i64(t2); \
7882 tcg_gen_brcond_i32(tcg_cond, t0, t1, l3); \
7883 tcg_gen_andi_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)], \
7884 ~(CRF_CH(1 << 3) | CRF_CH_AND_CL(1 << 0))); \
7885 tcg_gen_br(l4); \
7886 gen_set_label(l3); \
7887 tcg_gen_ori_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)], \
7888 CRF_CH(1 << 3) | CRF_CH_OR_CL(1 << 1)); \
7889 gen_set_label(l4); \
7890 tcg_temp_free_i32(t0); \
7891 tcg_temp_free_i32(t1); \
7892}
7893#else
7894#define GEN_SPEOP_COMP(name, tcg_cond)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } int l1 = gen_new_label(); int l2 = gen_new_label
(); int l3 = gen_new_label(); int l4 = gen_new_label(); tcg_gen_brcond_i32
(tcg_cond, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode
)], l1); tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)], 0); tcg_gen_br
(l2); gen_set_label(l1); tcg_gen_movi_i32(cpu_crf[crfD(ctx->
opcode)], (1 << 2) | (1 << 1) | (1 << 0)); gen_set_label
(l2); tcg_gen_brcond_i32(tcg_cond, cpu_gprh[rA(ctx->opcode
)], cpu_gprh[rB(ctx->opcode)], l3); tcg_gen_andi_i32(cpu_crf
[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)], ~((1 <<
3) | (1 << 0))); tcg_gen_br(l4); gen_set_label(l3); tcg_gen_ori_i32
(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)]
, (1 << 3) | (1 << 1)); gen_set_label(l4); } \
7895static inline void gen_##name(DisasContext *ctx) \
7896{ \
7897 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
7898 gen_exception(ctx, POWERPC_EXCP_SPEU); \
7899 return; \
7900 } \
7901 int l1 = gen_new_label(); \
7902 int l2 = gen_new_label(); \
7903 int l3 = gen_new_label(); \
7904 int l4 = gen_new_label(); \
7905 \
7906 tcg_gen_brcond_i32(tcg_cond, cpu_gpr[rA(ctx->opcode)], \
7907 cpu_gpr[rB(ctx->opcode)], l1); \
7908 tcg_gen_movi_tltcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)], 0); \
7909 tcg_gen_br(l2); \
7910 gen_set_label(l1); \
7911 tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)], \
7912 CRF_CL(1 << 2) | CRF_CH_OR_CL(1 << 1) | CRF_CH_AND_CL(1 << 0)); \
7913 gen_set_label(l2); \
7914 tcg_gen_brcond_i32(tcg_cond, cpu_gprh[rA(ctx->opcode)], \
7915 cpu_gprh[rB(ctx->opcode)], l3); \
7916 tcg_gen_andi_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)], \
7917 ~(CRF_CH(1 << 3) | CRF_CH_AND_CL(1 << 0))); \
7918 tcg_gen_br(l4); \
7919 gen_set_label(l3); \
7920 tcg_gen_ori_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)], \
7921 CRF_CH(1 << 3) | CRF_CH_OR_CL(1 << 1)); \
7922 gen_set_label(l4); \
7923}
7924#endif
7925GEN_SPEOP_COMP(evcmpgtu, TCG_COND_GTU)static inline void gen_evcmpgtu(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } int l1 = gen_new_label(); int l2 = gen_new_label
(); int l3 = gen_new_label(); int l4 = gen_new_label(); tcg_gen_brcond_i32
(TCG_COND_GTU, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->
opcode)], l1); tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)]
, 0); tcg_gen_br(l2); gen_set_label(l1); tcg_gen_movi_i32(cpu_crf
[crfD(ctx->opcode)], (1 << 2) | (1 << 1) | (1 <<
0)); gen_set_label(l2); tcg_gen_brcond_i32(TCG_COND_GTU, cpu_gprh
[rA(ctx->opcode)], cpu_gprh[rB(ctx->opcode)], l3); tcg_gen_andi_i32
(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)]
, ~((1 << 3) | (1 << 0))); tcg_gen_br(l4); gen_set_label
(l3); tcg_gen_ori_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[
crfD(ctx->opcode)], (1 << 3) | (1 << 1)); gen_set_label
(l4); };
7926GEN_SPEOP_COMP(evcmpgts, TCG_COND_GT)static inline void gen_evcmpgts(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } int l1 = gen_new_label(); int l2 = gen_new_label
(); int l3 = gen_new_label(); int l4 = gen_new_label(); tcg_gen_brcond_i32
(TCG_COND_GT, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->
opcode)], l1); tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)]
, 0); tcg_gen_br(l2); gen_set_label(l1); tcg_gen_movi_i32(cpu_crf
[crfD(ctx->opcode)], (1 << 2) | (1 << 1) | (1 <<
0)); gen_set_label(l2); tcg_gen_brcond_i32(TCG_COND_GT, cpu_gprh
[rA(ctx->opcode)], cpu_gprh[rB(ctx->opcode)], l3); tcg_gen_andi_i32
(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)]
, ~((1 << 3) | (1 << 0))); tcg_gen_br(l4); gen_set_label
(l3); tcg_gen_ori_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[
crfD(ctx->opcode)], (1 << 3) | (1 << 1)); gen_set_label
(l4); };
7927GEN_SPEOP_COMP(evcmpltu, TCG_COND_LTU)static inline void gen_evcmpltu(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } int l1 = gen_new_label(); int l2 = gen_new_label
(); int l3 = gen_new_label(); int l4 = gen_new_label(); tcg_gen_brcond_i32
(TCG_COND_LTU, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->
opcode)], l1); tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)]
, 0); tcg_gen_br(l2); gen_set_label(l1); tcg_gen_movi_i32(cpu_crf
[crfD(ctx->opcode)], (1 << 2) | (1 << 1) | (1 <<
0)); gen_set_label(l2); tcg_gen_brcond_i32(TCG_COND_LTU, cpu_gprh
[rA(ctx->opcode)], cpu_gprh[rB(ctx->opcode)], l3); tcg_gen_andi_i32
(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)]
, ~((1 << 3) | (1 << 0))); tcg_gen_br(l4); gen_set_label
(l3); tcg_gen_ori_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[
crfD(ctx->opcode)], (1 << 3) | (1 << 1)); gen_set_label
(l4); };
7928GEN_SPEOP_COMP(evcmplts, TCG_COND_LT)static inline void gen_evcmplts(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } int l1 = gen_new_label(); int l2 = gen_new_label
(); int l3 = gen_new_label(); int l4 = gen_new_label(); tcg_gen_brcond_i32
(TCG_COND_LT, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->
opcode)], l1); tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)]
, 0); tcg_gen_br(l2); gen_set_label(l1); tcg_gen_movi_i32(cpu_crf
[crfD(ctx->opcode)], (1 << 2) | (1 << 1) | (1 <<
0)); gen_set_label(l2); tcg_gen_brcond_i32(TCG_COND_LT, cpu_gprh
[rA(ctx->opcode)], cpu_gprh[rB(ctx->opcode)], l3); tcg_gen_andi_i32
(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)]
, ~((1 << 3) | (1 << 0))); tcg_gen_br(l4); gen_set_label
(l3); tcg_gen_ori_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[
crfD(ctx->opcode)], (1 << 3) | (1 << 1)); gen_set_label
(l4); };
7929GEN_SPEOP_COMP(evcmpeq, TCG_COND_EQ)static inline void gen_evcmpeq(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } int l1 = gen_new_label(); int l2 = gen_new_label
(); int l3 = gen_new_label(); int l4 = gen_new_label(); tcg_gen_brcond_i32
(TCG_COND_EQ, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->
opcode)], l1); tcg_gen_movi_i32(cpu_crf[crfD(ctx->opcode)]
, 0); tcg_gen_br(l2); gen_set_label(l1); tcg_gen_movi_i32(cpu_crf
[crfD(ctx->opcode)], (1 << 2) | (1 << 1) | (1 <<
0)); gen_set_label(l2); tcg_gen_brcond_i32(TCG_COND_EQ, cpu_gprh
[rA(ctx->opcode)], cpu_gprh[rB(ctx->opcode)], l3); tcg_gen_andi_i32
(cpu_crf[crfD(ctx->opcode)], cpu_crf[crfD(ctx->opcode)]
, ~((1 << 3) | (1 << 0))); tcg_gen_br(l4); gen_set_label
(l3); tcg_gen_ori_i32(cpu_crf[crfD(ctx->opcode)], cpu_crf[
crfD(ctx->opcode)], (1 << 3) | (1 << 1)); gen_set_label
(l4); };
7930
7931/* SPE misc */
7932static inline void gen_brinc(DisasContext *ctx)
7933{
7934 /* Note: brinc is usable even if SPE is disabled */
7935 gen_helper_brinc(cpu_gpr[rD(ctx->opcode)],
7936 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
7937}
7938static inline void gen_evmergelo(DisasContext *ctx)
7939{
7940 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
7941 gen_exception(ctx, POWERPC_EXCP_SPEU);
7942 return;
7943 }
7944#if defined(TARGET_PPC64)
7945 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
7946 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
7947 tcg_gen_ext32u_tltcg_gen_mov_i32(t0, cpu_gpr[rB(ctx->opcode)]);
7948 tcg_gen_shli_tltcg_gen_shli_i32(t1, cpu_gpr[rA(ctx->opcode)], 32);
7949 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], t0, t1);
7950 tcg_temp_freetcg_temp_free_i32(t0);
7951 tcg_temp_freetcg_temp_free_i32(t1);
7952#else
7953 tcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
7954 tcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
7955#endif
7956}
7957static inline void gen_evmergehilo(DisasContext *ctx)
7958{
7959 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
7960 gen_exception(ctx, POWERPC_EXCP_SPEU);
7961 return;
7962 }
7963#if defined(TARGET_PPC64)
7964 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
7965 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
7966 tcg_gen_ext32u_tltcg_gen_mov_i32(t0, cpu_gpr[rB(ctx->opcode)]);
7967 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rA(ctx->opcode)], 0xFFFFFFFF0000000ULL);
7968 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], t0, t1);
7969 tcg_temp_freetcg_temp_free_i32(t0);
7970 tcg_temp_freetcg_temp_free_i32(t1);
7971#else
7972 tcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
7973 tcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)]);
7974#endif
7975}
7976static inline void gen_evmergelohi(DisasContext *ctx)
7977{
7978 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
7979 gen_exception(ctx, POWERPC_EXCP_SPEU);
7980 return;
7981 }
7982#if defined(TARGET_PPC64)
7983 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
7984 TCGvTCGv_i32 t1 = tcg_temp_new()tcg_temp_new_i32();
7985 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rB(ctx->opcode)], 32);
7986 tcg_gen_shli_tltcg_gen_shli_i32(t1, cpu_gpr[rA(ctx->opcode)], 32);
7987 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], t0, t1);
7988 tcg_temp_freetcg_temp_free_i32(t0);
7989 tcg_temp_freetcg_temp_free_i32(t1);
7990#else
7991 if (rD(ctx->opcode) == rA(ctx->opcode)) {
7992 TCGv_i32 tmp = tcg_temp_new_i32();
7993 tcg_gen_mov_i32(tmp, cpu_gpr[rA(ctx->opcode)]);
7994 tcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gprh[rB(ctx->opcode)]);
7995 tcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], tmp);
7996 tcg_temp_free_i32(tmp);
7997 } else {
7998 tcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gprh[rB(ctx->opcode)]);
7999 tcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
8000 }
8001#endif
8002}
8003static inline void gen_evsplati(DisasContext *ctx)
8004{
8005 uint64_t imm = ((int32_t)(rA(ctx->opcode) << 27)) >> 27;
8006
8007#if defined(TARGET_PPC64)
8008 tcg_gen_movi_tltcg_gen_movi_i32(cpu_gpr[rD(ctx->opcode)], (imm << 32) | imm);
8009#else
8010 tcg_gen_movi_i32(cpu_gpr[rD(ctx->opcode)], imm);
8011 tcg_gen_movi_i32(cpu_gprh[rD(ctx->opcode)], imm);
8012#endif
8013}
8014static inline void gen_evsplatfi(DisasContext *ctx)
8015{
8016 uint64_t imm = rA(ctx->opcode) << 27;
8017
8018#if defined(TARGET_PPC64)
8019 tcg_gen_movi_tltcg_gen_movi_i32(cpu_gpr[rD(ctx->opcode)], (imm << 32) | imm);
8020#else
8021 tcg_gen_movi_i32(cpu_gpr[rD(ctx->opcode)], imm);
8022 tcg_gen_movi_i32(cpu_gprh[rD(ctx->opcode)], imm);
8023#endif
8024}
8025
8026static inline void gen_evsel(DisasContext *ctx)
8027{
8028 int l1 = gen_new_label();
8029 int l2 = gen_new_label();
8030 int l3 = gen_new_label();
8031 int l4 = gen_new_label();
8032 TCGv_i32 t0 = tcg_temp_local_new_i32();
8033#if defined(TARGET_PPC64)
8034 TCGvTCGv_i32 t1 = tcg_temp_local_new()tcg_temp_local_new_i32();
8035 TCGvTCGv_i32 t2 = tcg_temp_local_new()tcg_temp_local_new_i32();
8036#endif
8037 tcg_gen_andi_i32(t0, cpu_crf[ctx->opcode & 0x07], 1 << 3);
8038 tcg_gen_brcondi_i32(TCG_COND_EQ, t0, 0, l1);
8039#if defined(TARGET_PPC64)
8040 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rA(ctx->opcode)], 0xFFFFFFFF00000000ULL);
8041#else
8042 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)]);
8043#endif
8044 tcg_gen_br(l2);
8045 gen_set_label(l1);
8046#if defined(TARGET_PPC64)
8047 tcg_gen_andi_tltcg_gen_andi_i32(t1, cpu_gpr[rB(ctx->opcode)], 0xFFFFFFFF00000000ULL);
8048#else
8049 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rB(ctx->opcode)]);
8050#endif
8051 gen_set_label(l2);
8052 tcg_gen_andi_i32(t0, cpu_crf[ctx->opcode & 0x07], 1 << 2);
8053 tcg_gen_brcondi_i32(TCG_COND_EQ, t0, 0, l3);
8054#if defined(TARGET_PPC64)
8055 tcg_gen_ext32u_tltcg_gen_mov_i32(t2, cpu_gpr[rA(ctx->opcode)]);
8056#else
8057 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
8058#endif
8059 tcg_gen_br(l4);
8060 gen_set_label(l3);
8061#if defined(TARGET_PPC64)
8062 tcg_gen_ext32u_tltcg_gen_mov_i32(t2, cpu_gpr[rB(ctx->opcode)]);
8063#else
8064 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]);
8065#endif
8066 gen_set_label(l4);
8067 tcg_temp_free_i32(t0);
8068#if defined(TARGET_PPC64)
8069 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], t1, t2);
8070 tcg_temp_freetcg_temp_free_i32(t1);
8071 tcg_temp_freetcg_temp_free_i32(t2);
8072#endif
8073}
8074
8075static void gen_evsel0(DisasContext *ctx)
8076{
8077 gen_evsel(ctx);
8078}
8079
8080static void gen_evsel1(DisasContext *ctx)
8081{
8082 gen_evsel(ctx);
8083}
8084
8085static void gen_evsel2(DisasContext *ctx)
8086{
8087 gen_evsel(ctx);
8088}
8089
8090static void gen_evsel3(DisasContext *ctx)
8091{
8092 gen_evsel(ctx);
8093}
8094
8095/* Multiply */
8096
8097static inline void gen_evmwumi(DisasContext *ctx)
8098{
8099 TCGv_i64 t0, t1;
8100
8101 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
8102 gen_exception(ctx, POWERPC_EXCP_SPEU);
8103 return;
8104 }
8105
8106 t0 = tcg_temp_new_i64();
8107 t1 = tcg_temp_new_i64();
8108
8109 /* t0 := rA; t1 := rB */
8110#if defined(TARGET_PPC64)
8111 tcg_gen_ext32u_tltcg_gen_mov_i32(t0, cpu_gpr[rA(ctx->opcode)]);
8112 tcg_gen_ext32u_tltcg_gen_mov_i32(t1, cpu_gpr[rB(ctx->opcode)]);
8113#else
8114 tcg_gen_extu_tl_i64tcg_gen_extu_i32_i64(t0, cpu_gpr[rA(ctx->opcode)]);
8115 tcg_gen_extu_tl_i64tcg_gen_extu_i32_i64(t1, cpu_gpr[rB(ctx->opcode)]);
8116#endif
8117
8118 tcg_gen_mul_i64(t0, t0, t1); /* t0 := rA * rB */
8119
8120 gen_store_gpr64(rD(ctx->opcode), t0); /* rD := t0 */
8121
8122 tcg_temp_free_i64(t0);
8123 tcg_temp_free_i64(t1);
8124}
8125
8126static inline void gen_evmwumia(DisasContext *ctx)
8127{
8128 TCGv_i64 tmp;
8129
8130 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
8131 gen_exception(ctx, POWERPC_EXCP_SPEU);
8132 return;
8133 }
8134
8135 gen_evmwumi(ctx); /* rD := rA * rB */
8136
8137 tmp = tcg_temp_new_i64();
8138
8139 /* acc := rD */
8140 gen_load_gpr64(tmp, rD(ctx->opcode));
8141 tcg_gen_st_i64(tmp, cpu_env, offsetof(CPUPPCState, spe_acc)__builtin_offsetof(CPUPPCState, spe_acc));
8142 tcg_temp_free_i64(tmp);
8143}
8144
8145static inline void gen_evmwumiaa(DisasContext *ctx)
8146{
8147 TCGv_i64 acc;
8148 TCGv_i64 tmp;
8149
8150 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
8151 gen_exception(ctx, POWERPC_EXCP_SPEU);
8152 return;
8153 }
8154
8155 gen_evmwumi(ctx); /* rD := rA * rB */
8156
8157 acc = tcg_temp_new_i64();
8158 tmp = tcg_temp_new_i64();
8159
8160 /* tmp := rD */
8161 gen_load_gpr64(tmp, rD(ctx->opcode));
8162
8163 /* Load acc */
8164 tcg_gen_ld_i64(acc, cpu_env, offsetof(CPUPPCState, spe_acc)__builtin_offsetof(CPUPPCState, spe_acc));
8165
8166 /* acc := tmp + acc */
8167 tcg_gen_add_i64(acc, acc, tmp);
8168
8169 /* Store acc */
8170 tcg_gen_st_i64(acc, cpu_env, offsetof(CPUPPCState, spe_acc)__builtin_offsetof(CPUPPCState, spe_acc));
8171
8172 /* rD := acc */
8173 gen_store_gpr64(rD(ctx->opcode), acc);
8174
8175 tcg_temp_free_i64(acc);
8176 tcg_temp_free_i64(tmp);
8177}
8178
8179static inline void gen_evmwsmi(DisasContext *ctx)
8180{
8181 TCGv_i64 t0, t1;
8182
8183 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
8184 gen_exception(ctx, POWERPC_EXCP_SPEU);
8185 return;
8186 }
8187
8188 t0 = tcg_temp_new_i64();
8189 t1 = tcg_temp_new_i64();
8190
8191 /* t0 := rA; t1 := rB */
8192#if defined(TARGET_PPC64)
8193 tcg_gen_ext32s_tltcg_gen_mov_i32(t0, cpu_gpr[rA(ctx->opcode)]);
8194 tcg_gen_ext32s_tltcg_gen_mov_i32(t1, cpu_gpr[rB(ctx->opcode)]);
8195#else
8196 tcg_gen_ext_tl_i64tcg_gen_ext_i32_i64(t0, cpu_gpr[rA(ctx->opcode)]);
8197 tcg_gen_ext_tl_i64tcg_gen_ext_i32_i64(t1, cpu_gpr[rB(ctx->opcode)]);
8198#endif
8199
8200 tcg_gen_mul_i64(t0, t0, t1); /* t0 := rA * rB */
8201
8202 gen_store_gpr64(rD(ctx->opcode), t0); /* rD := t0 */
8203
8204 tcg_temp_free_i64(t0);
8205 tcg_temp_free_i64(t1);
8206}
8207
8208static inline void gen_evmwsmia(DisasContext *ctx)
8209{
8210 TCGv_i64 tmp;
8211
8212 gen_evmwsmi(ctx); /* rD := rA * rB */
8213
8214 tmp = tcg_temp_new_i64();
8215
8216 /* acc := rD */
8217 gen_load_gpr64(tmp, rD(ctx->opcode));
8218 tcg_gen_st_i64(tmp, cpu_env, offsetof(CPUPPCState, spe_acc)__builtin_offsetof(CPUPPCState, spe_acc));
8219
8220 tcg_temp_free_i64(tmp);
8221}
8222
8223static inline void gen_evmwsmiaa(DisasContext *ctx)
8224{
8225 TCGv_i64 acc = tcg_temp_new_i64();
Value stored to 'acc' during its initialization is never read
8226 TCGv_i64 tmp = tcg_temp_new_i64();
8227
8228 gen_evmwsmi(ctx); /* rD := rA * rB */
8229
8230 acc = tcg_temp_new_i64();
8231 tmp = tcg_temp_new_i64();
8232
8233 /* tmp := rD */
8234 gen_load_gpr64(tmp, rD(ctx->opcode));
8235
8236 /* Load acc */
8237 tcg_gen_ld_i64(acc, cpu_env, offsetof(CPUPPCState, spe_acc)__builtin_offsetof(CPUPPCState, spe_acc));
8238
8239 /* acc := tmp + acc */
8240 tcg_gen_add_i64(acc, acc, tmp);
8241
8242 /* Store acc */
8243 tcg_gen_st_i64(acc, cpu_env, offsetof(CPUPPCState, spe_acc)__builtin_offsetof(CPUPPCState, spe_acc));
8244
8245 /* rD := acc */
8246 gen_store_gpr64(rD(ctx->opcode), acc);
8247
8248 tcg_temp_free_i64(acc);
8249 tcg_temp_free_i64(tmp);
8250}
8251
8252GEN_SPE(evaddw, speundef, 0x00, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evaddw_speundef, }, .
oname = "evaddw_speundef", }; ////
8253GEN_SPE(evaddiw, speundef, 0x01, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x01, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evaddiw_speundef, },
.oname = "evaddiw_speundef", };
8254GEN_SPE(evsubfw, speundef, 0x02, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evsubfw_speundef, },
.oname = "evsubfw_speundef", }; ////
8255GEN_SPE(evsubifw, speundef, 0x03, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x03, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evsubifw_speundef, }
, .oname = "evsubifw_speundef", };
8256GEN_SPE(evabs, evneg, 0x04, 0x08, 0x0000F800, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evabs_evneg, }, .oname
= "evabs_evneg", }; ////
8257GEN_SPE(evextsb, evextsh, 0x05, 0x08, 0x0000F800, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x05, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evextsb_evextsh, }, .
oname = "evextsb_evextsh", }; ////
8258GEN_SPE(evrndw, evcntlzw, 0x06, 0x08, 0x0000F800, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evrndw_evcntlzw, }, .
oname = "evrndw_evcntlzw", }; ////
8259GEN_SPE(evcntlsw, brinc, 0x07, 0x08, 0x0000F800, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evcntlsw_brinc, }, .
oname = "evcntlsw_brinc", }; //
8260GEN_SPE(evmra, speundef, 0x02, 0x13, 0x0000F800, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmra_speundef, }, .
oname = "evmra_speundef", };
8261GEN_SPE(speundef, evand, 0x08, 0x08, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evand, }, .
oname = "speundef_evand", }; ////
8262GEN_SPE(evandc, speundef, 0x09, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x09, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evandc_speundef, }, .
oname = "evandc_speundef", }; ////
8263GEN_SPE(evxor, evor, 0x0B, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0B, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evxor_evor, }, .oname
= "evxor_evor", }; ////
8264GEN_SPE(evnor, eveqv, 0x0C, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evnor_eveqv, }, .oname
= "evnor_eveqv", }; ////
8265GEN_SPE(evmwumi, evmwsmi, 0x0C, 0x11, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwumi_evmwsmi, }, .
oname = "evmwumi_evmwsmi", };
8266GEN_SPE(evmwumia, evmwsmia, 0x1C, 0x11, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x1C, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwumia_evmwsmia, }
, .oname = "evmwumia_evmwsmia", };
8267GEN_SPE(evmwumiaa, evmwsmiaa, 0x0C, 0x15, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwumiaa_evmwsmiaa,
}, .oname = "evmwumiaa_evmwsmiaa", };
8268GEN_SPE(speundef, evorc, 0x0D, 0x08, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0D, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evorc, }, .
oname = "speundef_evorc", }; ////
8269GEN_SPE(evnand, speundef, 0x0F, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0F, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evnand_speundef, }, .
oname = "evnand_speundef", }; ////
8270GEN_SPE(evsrwu, evsrws, 0x10, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x10, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evsrwu_evsrws, }, .oname
= "evsrwu_evsrws", }; ////
8271GEN_SPE(evsrwiu, evsrwis, 0x11, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x11, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evsrwiu_evsrwis, }, .
oname = "evsrwiu_evsrwis", };
8272GEN_SPE(evslw, speundef, 0x12, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x12, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evslw_speundef, }, .
oname = "evslw_speundef", }; ////
8273GEN_SPE(evslwi, speundef, 0x13, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x13, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evslwi_speundef, }, .
oname = "evslwi_speundef", };
8274GEN_SPE(evrlw, evsplati, 0x14, 0x08, 0x00000000, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x14, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evrlw_evsplati, }, .
oname = "evrlw_evsplati", }; //
8275GEN_SPE(evrlwi, evsplatfi, 0x15, 0x08, 0x00000000, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x15, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evrlwi_evsplatfi, },
.oname = "evrlwi_evsplatfi", };
8276GEN_SPE(evmergehi, evmergelo, 0x16, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x16, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmergehi_evmergelo,
}, .oname = "evmergehi_evmergelo", }; ////
8277GEN_SPE(evmergehilo, evmergelohi, 0x17, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x17, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmergehilo_evmergelohi
, }, .oname = "evmergehilo_evmergelohi", }; ////
8278GEN_SPE(evcmpgtu, evcmpgts, 0x18, 0x08, 0x00600000, 0x00600000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x18, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evcmpgtu_evcmpgts, }
, .oname = "evcmpgtu_evcmpgts", }; ////
8279GEN_SPE(evcmpltu, evcmplts, 0x19, 0x08, 0x00600000, 0x00600000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x19, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evcmpltu_evcmplts, }
, .oname = "evcmpltu_evcmplts", }; ////
8280GEN_SPE(evcmpeq, speundef, 0x1A, 0x08, 0x00600000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x1A, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evcmpeq_speundef, },
.oname = "evcmpeq_speundef", }; ////
8281
8282/* SPE load and stores */
8283static inline void gen_addr_spe_imm_index(DisasContext *ctx, TCGvTCGv_i32 EA, int sh)
8284{
8285 target_ulong uimm = rB(ctx->opcode);
8286
8287 if (rA(ctx->opcode) == 0) {
8288 tcg_gen_movi_tltcg_gen_movi_i32(EA, uimm << sh);
8289 } else {
8290 tcg_gen_addi_tltcg_gen_addi_i32(EA, cpu_gpr[rA(ctx->opcode)], uimm << sh);
8291 if (NARROW_MODE(ctx)0) {
8292 tcg_gen_ext32u_tltcg_gen_mov_i32(EA, EA);
8293 }
8294 }
8295}
8296
8297static inline void gen_op_evldd(DisasContext *ctx, TCGvTCGv_i32 addr)
8298{
8299#if defined(TARGET_PPC64)
8300 gen_qemu_ld64(ctx, cpu_gpr[rD(ctx->opcode)], addr);
8301#else
8302 TCGv_i64 t0 = tcg_temp_new_i64();
8303 gen_qemu_ld64(ctx, t0, addr);
8304 tcg_gen_trunc_i64_i32(cpu_gpr[rD(ctx->opcode)], t0);
8305 tcg_gen_shri_i64(t0, t0, 32);
8306 tcg_gen_trunc_i64_i32(cpu_gprh[rD(ctx->opcode)], t0);
8307 tcg_temp_free_i64(t0);
8308#endif
8309}
8310
8311static inline void gen_op_evldw(DisasContext *ctx, TCGvTCGv_i32 addr)
8312{
8313#if defined(TARGET_PPC64)
8314 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8315 gen_qemu_ld32u(ctx, t0, addr);
8316 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)], t0, 32);
8317 gen_addr_add(ctx, addr, addr, 4);
8318 gen_qemu_ld32u(ctx, t0, addr);
8319 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8320 tcg_temp_freetcg_temp_free_i32(t0);
8321#else
8322 gen_qemu_ld32u(ctx, cpu_gprh[rD(ctx->opcode)], addr);
8323 gen_addr_add(ctx, addr, addr, 4);
8324 gen_qemu_ld32u(ctx, cpu_gpr[rD(ctx->opcode)], addr);
8325#endif
8326}
8327
8328static inline void gen_op_evldh(DisasContext *ctx, TCGvTCGv_i32 addr)
8329{
8330 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8331#if defined(TARGET_PPC64)
8332 gen_qemu_ld16u(ctx, t0, addr);
8333 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)], t0, 48);
8334 gen_addr_add(ctx, addr, addr, 2);
8335 gen_qemu_ld16u(ctx, t0, addr);
8336 tcg_gen_shli_tltcg_gen_shli_i32(t0, t0, 32);
8337 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8338 gen_addr_add(ctx, addr, addr, 2);
8339 gen_qemu_ld16u(ctx, t0, addr);
8340 tcg_gen_shli_tltcg_gen_shli_i32(t0, t0, 16);
8341 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8342 gen_addr_add(ctx, addr, addr, 2);
8343 gen_qemu_ld16u(ctx, t0, addr);
8344 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8345#else
8346 gen_qemu_ld16u(ctx, t0, addr);
8347 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gprh[rD(ctx->opcode)], t0, 16);
8348 gen_addr_add(ctx, addr, addr, 2);
8349 gen_qemu_ld16u(ctx, t0, addr);
8350 tcg_gen_or_tltcg_gen_or_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rD(ctx->opcode)], t0);
8351 gen_addr_add(ctx, addr, addr, 2);
8352 gen_qemu_ld16u(ctx, t0, addr);
8353 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gprh[rD(ctx->opcode)], t0, 16);
8354 gen_addr_add(ctx, addr, addr, 2);
8355 gen_qemu_ld16u(ctx, t0, addr);
8356 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8357#endif
8358 tcg_temp_freetcg_temp_free_i32(t0);
8359}
8360
8361static inline void gen_op_evlhhesplat(DisasContext *ctx, TCGvTCGv_i32 addr)
8362{
8363 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8364 gen_qemu_ld16u(ctx, t0, addr);
8365#if defined(TARGET_PPC64)
8366 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)], t0, 48);
8367 tcg_gen_shli_tltcg_gen_shli_i32(t0, t0, 16);
8368 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8369#else
8370 tcg_gen_shli_tltcg_gen_shli_i32(t0, t0, 16);
8371 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], t0);
8372 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], t0);
8373#endif
8374 tcg_temp_freetcg_temp_free_i32(t0);
8375}
8376
8377static inline void gen_op_evlhhousplat(DisasContext *ctx, TCGvTCGv_i32 addr)
8378{
8379 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8380 gen_qemu_ld16u(ctx, t0, addr);
8381#if defined(TARGET_PPC64)
8382 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)], t0, 32);
8383 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8384#else
8385 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], t0);
8386 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], t0);
8387#endif
8388 tcg_temp_freetcg_temp_free_i32(t0);
8389}
8390
8391static inline void gen_op_evlhhossplat(DisasContext *ctx, TCGvTCGv_i32 addr)
8392{
8393 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8394 gen_qemu_ld16s(ctx, t0, addr);
8395#if defined(TARGET_PPC64)
8396 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)], t0, 32);
8397 tcg_gen_ext32u_tltcg_gen_mov_i32(t0, t0);
8398 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8399#else
8400 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], t0);
8401 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], t0);
8402#endif
8403 tcg_temp_freetcg_temp_free_i32(t0);
8404}
8405
8406static inline void gen_op_evlwhe(DisasContext *ctx, TCGvTCGv_i32 addr)
8407{
8408 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8409#if defined(TARGET_PPC64)
8410 gen_qemu_ld16u(ctx, t0, addr);
8411 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)], t0, 48);
8412 gen_addr_add(ctx, addr, addr, 2);
8413 gen_qemu_ld16u(ctx, t0, addr);
8414 tcg_gen_shli_tltcg_gen_shli_i32(t0, t0, 16);
8415 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8416#else
8417 gen_qemu_ld16u(ctx, t0, addr);
8418 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gprh[rD(ctx->opcode)], t0, 16);
8419 gen_addr_add(ctx, addr, addr, 2);
8420 gen_qemu_ld16u(ctx, t0, addr);
8421 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)], t0, 16);
8422#endif
8423 tcg_temp_freetcg_temp_free_i32(t0);
8424}
8425
8426static inline void gen_op_evlwhou(DisasContext *ctx, TCGvTCGv_i32 addr)
8427{
8428#if defined(TARGET_PPC64)
8429 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8430 gen_qemu_ld16u(ctx, cpu_gpr[rD(ctx->opcode)], addr);
8431 gen_addr_add(ctx, addr, addr, 2);
8432 gen_qemu_ld16u(ctx, t0, addr);
8433 tcg_gen_shli_tltcg_gen_shli_i32(t0, t0, 32);
8434 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8435 tcg_temp_freetcg_temp_free_i32(t0);
8436#else
8437 gen_qemu_ld16u(ctx, cpu_gprh[rD(ctx->opcode)], addr);
8438 gen_addr_add(ctx, addr, addr, 2);
8439 gen_qemu_ld16u(ctx, cpu_gpr[rD(ctx->opcode)], addr);
8440#endif
8441}
8442
8443static inline void gen_op_evlwhos(DisasContext *ctx, TCGvTCGv_i32 addr)
8444{
8445#if defined(TARGET_PPC64)
8446 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8447 gen_qemu_ld16s(ctx, t0, addr);
8448 tcg_gen_ext32u_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], t0);
8449 gen_addr_add(ctx, addr, addr, 2);
8450 gen_qemu_ld16s(ctx, t0, addr);
8451 tcg_gen_shli_tltcg_gen_shli_i32(t0, t0, 32);
8452 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8453 tcg_temp_freetcg_temp_free_i32(t0);
8454#else
8455 gen_qemu_ld16s(ctx, cpu_gprh[rD(ctx->opcode)], addr);
8456 gen_addr_add(ctx, addr, addr, 2);
8457 gen_qemu_ld16s(ctx, cpu_gpr[rD(ctx->opcode)], addr);
8458#endif
8459}
8460
8461static inline void gen_op_evlwwsplat(DisasContext *ctx, TCGvTCGv_i32 addr)
8462{
8463 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8464 gen_qemu_ld32u(ctx, t0, addr);
8465#if defined(TARGET_PPC64)
8466 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)], t0, 32);
8467 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8468#else
8469 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gprh[rD(ctx->opcode)], t0);
8470 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], t0);
8471#endif
8472 tcg_temp_freetcg_temp_free_i32(t0);
8473}
8474
8475static inline void gen_op_evlwhsplat(DisasContext *ctx, TCGvTCGv_i32 addr)
8476{
8477 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8478#if defined(TARGET_PPC64)
8479 gen_qemu_ld16u(ctx, t0, addr);
8480 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)], t0, 48);
8481 tcg_gen_shli_tltcg_gen_shli_i32(t0, t0, 32);
8482 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8483 gen_addr_add(ctx, addr, addr, 2);
8484 gen_qemu_ld16u(ctx, t0, addr);
8485 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8486 tcg_gen_shli_tltcg_gen_shli_i32(t0, t0, 16);
8487 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t0);
8488#else
8489 gen_qemu_ld16u(ctx, t0, addr);
8490 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gprh[rD(ctx->opcode)], t0, 16);
8491 tcg_gen_or_tltcg_gen_or_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rD(ctx->opcode)], t0);
8492 gen_addr_add(ctx, addr, addr, 2);
8493 gen_qemu_ld16u(ctx, t0, addr);
8494 tcg_gen_shli_tltcg_gen_shli_i32(cpu_gpr[rD(ctx->opcode)], t0, 16);
8495 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gprh[rD(ctx->opcode)], t0);
8496#endif
8497 tcg_temp_freetcg_temp_free_i32(t0);
8498}
8499
8500static inline void gen_op_evstdd(DisasContext *ctx, TCGvTCGv_i32 addr)
8501{
8502#if defined(TARGET_PPC64)
8503 gen_qemu_st64(ctx, cpu_gpr[rS(ctx->opcode)], addr);
8504#else
8505 TCGv_i64 t0 = tcg_temp_new_i64();
8506 tcg_gen_concat_i32_i64(t0, cpu_gpr[rS(ctx->opcode)], cpu_gprh[rS(ctx->opcode)]);
8507 gen_qemu_st64(ctx, t0, addr);
8508 tcg_temp_free_i64(t0);
8509#endif
8510}
8511
8512static inline void gen_op_evstdw(DisasContext *ctx, TCGvTCGv_i32 addr)
8513{
8514#if defined(TARGET_PPC64)
8515 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8516 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rS(ctx->opcode)], 32);
8517 gen_qemu_st32(ctx, t0, addr);
8518 tcg_temp_freetcg_temp_free_i32(t0);
8519#else
8520 gen_qemu_st32(ctx, cpu_gprh[rS(ctx->opcode)], addr);
8521#endif
8522 gen_addr_add(ctx, addr, addr, 4);
8523 gen_qemu_st32(ctx, cpu_gpr[rS(ctx->opcode)], addr);
8524}
8525
8526static inline void gen_op_evstdh(DisasContext *ctx, TCGvTCGv_i32 addr)
8527{
8528 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8529#if defined(TARGET_PPC64)
8530 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rS(ctx->opcode)], 48);
8531#else
8532 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gprh[rS(ctx->opcode)], 16);
8533#endif
8534 gen_qemu_st16(ctx, t0, addr);
8535 gen_addr_add(ctx, addr, addr, 2);
8536#if defined(TARGET_PPC64)
8537 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rS(ctx->opcode)], 32);
8538 gen_qemu_st16(ctx, t0, addr);
8539#else
8540 gen_qemu_st16(ctx, cpu_gprh[rS(ctx->opcode)], addr);
8541#endif
8542 gen_addr_add(ctx, addr, addr, 2);
8543 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rS(ctx->opcode)], 16);
8544 gen_qemu_st16(ctx, t0, addr);
8545 tcg_temp_freetcg_temp_free_i32(t0);
8546 gen_addr_add(ctx, addr, addr, 2);
8547 gen_qemu_st16(ctx, cpu_gpr[rS(ctx->opcode)], addr);
8548}
8549
8550static inline void gen_op_evstwhe(DisasContext *ctx, TCGvTCGv_i32 addr)
8551{
8552 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8553#if defined(TARGET_PPC64)
8554 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rS(ctx->opcode)], 48);
8555#else
8556 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gprh[rS(ctx->opcode)], 16);
8557#endif
8558 gen_qemu_st16(ctx, t0, addr);
8559 gen_addr_add(ctx, addr, addr, 2);
8560 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rS(ctx->opcode)], 16);
8561 gen_qemu_st16(ctx, t0, addr);
8562 tcg_temp_freetcg_temp_free_i32(t0);
8563}
8564
8565static inline void gen_op_evstwho(DisasContext *ctx, TCGvTCGv_i32 addr)
8566{
8567#if defined(TARGET_PPC64)
8568 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8569 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rS(ctx->opcode)], 32);
8570 gen_qemu_st16(ctx, t0, addr);
8571 tcg_temp_freetcg_temp_free_i32(t0);
8572#else
8573 gen_qemu_st16(ctx, cpu_gprh[rS(ctx->opcode)], addr);
8574#endif
8575 gen_addr_add(ctx, addr, addr, 2);
8576 gen_qemu_st16(ctx, cpu_gpr[rS(ctx->opcode)], addr);
8577}
8578
8579static inline void gen_op_evstwwe(DisasContext *ctx, TCGvTCGv_i32 addr)
8580{
8581#if defined(TARGET_PPC64)
8582 TCGvTCGv_i32 t0 = tcg_temp_new()tcg_temp_new_i32();
8583 tcg_gen_shri_tltcg_gen_shri_i32(t0, cpu_gpr[rS(ctx->opcode)], 32);
8584 gen_qemu_st32(ctx, t0, addr);
8585 tcg_temp_freetcg_temp_free_i32(t0);
8586#else
8587 gen_qemu_st32(ctx, cpu_gprh[rS(ctx->opcode)], addr);
8588#endif
8589}
8590
8591static inline void gen_op_evstwwo(DisasContext *ctx, TCGvTCGv_i32 addr)
8592{
8593 gen_qemu_st32(ctx, cpu_gpr[rS(ctx->opcode)], addr);
8594}
8595
8596#define GEN_SPEOP_LDST(name, opc2, sh){ .opc1 = 0x04, .opc2 = opc2, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
8597static void glue(gen_, name)gen_name(DisasContext *ctx) \
8598{ \
8599 TCGvTCGv_i32 t0; \
8600 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
8601 gen_exception(ctx, POWERPC_EXCP_SPEU); \
8602 return; \
8603 } \
8604 gen_set_access_type(ctx, ACCESS_INT); \
8605 t0 = tcg_temp_new()tcg_temp_new_i32(); \
8606 if (Rc(ctx->opcode)) { \
8607 gen_addr_spe_imm_index(ctx, t0, sh); \
8608 } else { \
8609 gen_addr_reg_index(ctx, t0); \
8610 } \
8611 gen_op_##name(ctx, t0); \
8612 tcg_temp_freetcg_temp_free_i32(t0); \
8613}
8614
8615GEN_SPEOP_LDST(evldd, 0x00, 3){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evldd, }, .oname = "evldd", };
8616GEN_SPEOP_LDST(evldw, 0x01, 3){ .opc1 = 0x04, .opc2 = 0x01, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evldw, }, .oname = "evldw", };
8617GEN_SPEOP_LDST(evldh, 0x02, 3){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evldh, }, .oname = "evldh", };
8618GEN_SPEOP_LDST(evlhhesplat, 0x04, 1){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlhhesplat, }, .oname = "evlhhesplat",
};
8619GEN_SPEOP_LDST(evlhhousplat, 0x06, 1){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlhhousplat, }, .oname = "evlhhousplat"
, };
8620GEN_SPEOP_LDST(evlhhossplat, 0x07, 1){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlhhossplat, }, .oname = "evlhhossplat"
, };
8621GEN_SPEOP_LDST(evlwhe, 0x08, 2){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlwhe, }, .oname = "evlwhe", };
8622GEN_SPEOP_LDST(evlwhou, 0x0A, 2){ .opc1 = 0x04, .opc2 = 0x0A, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlwhou, }, .oname = "evlwhou", };
8623GEN_SPEOP_LDST(evlwhos, 0x0B, 2){ .opc1 = 0x04, .opc2 = 0x0B, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlwhos, }, .oname = "evlwhos", };
8624GEN_SPEOP_LDST(evlwwsplat, 0x0C, 2){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlwwsplat, }, .oname = "evlwwsplat", };
8625GEN_SPEOP_LDST(evlwhsplat, 0x0E, 2){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlwhsplat, }, .oname = "evlwhsplat", };
8626
8627GEN_SPEOP_LDST(evstdd, 0x10, 3){ .opc1 = 0x04, .opc2 = 0x10, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstdd, }, .oname = "evstdd", };
8628GEN_SPEOP_LDST(evstdw, 0x11, 3){ .opc1 = 0x04, .opc2 = 0x11, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstdw, }, .oname = "evstdw", };
8629GEN_SPEOP_LDST(evstdh, 0x12, 3){ .opc1 = 0x04, .opc2 = 0x12, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstdh, }, .oname = "evstdh", };
8630GEN_SPEOP_LDST(evstwhe, 0x18, 2){ .opc1 = 0x04, .opc2 = 0x18, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstwhe, }, .oname = "evstwhe", };
8631GEN_SPEOP_LDST(evstwho, 0x1A, 2){ .opc1 = 0x04, .opc2 = 0x1A, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstwho, }, .oname = "evstwho", };
8632GEN_SPEOP_LDST(evstwwe, 0x1C, 2){ .opc1 = 0x04, .opc2 = 0x1C, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstwwe, }, .oname = "evstwwe", };
8633GEN_SPEOP_LDST(evstwwo, 0x1E, 2){ .opc1 = 0x04, .opc2 = 0x1E, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstwwo, }, .oname = "evstwwo", };
8634
8635/* Multiply and add - TODO */
8636#if 0
8637GEN_SPE(speundef, evmhessf, 0x01, 0x10, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x01, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhessf, }
, .oname = "speundef_evmhessf", };//
8638GEN_SPE(speundef, evmhossf, 0x03, 0x10, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x03, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhossf, }
, .oname = "speundef_evmhossf", };
8639GEN_SPE(evmheumi, evmhesmi, 0x04, 0x10, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmheumi_evmhesmi, }
, .oname = "evmheumi_evmhesmi", };
8640GEN_SPE(speundef, evmhesmf, 0x05, 0x10, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x05, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhesmf, }
, .oname = "speundef_evmhesmf", };
8641GEN_SPE(evmhoumi, evmhosmi, 0x06, 0x10, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmhoumi_evmhosmi, }
, .oname = "evmhoumi_evmhosmi", };
8642GEN_SPE(speundef, evmhosmf, 0x07, 0x10, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhosmf, }
, .oname = "speundef_evmhosmf", };
8643GEN_SPE(speundef, evmhessfa, 0x11, 0x10, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x11, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhessfa, }
, .oname = "speundef_evmhessfa", };
8644GEN_SPE(speundef, evmhossfa, 0x13, 0x10, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x13, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhossfa, }
, .oname = "speundef_evmhossfa", };
8645GEN_SPE(evmheumia, evmhesmia, 0x14, 0x10, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x14, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmheumia_evmhesmia,
}, .oname = "evmheumia_evmhesmia", };
8646GEN_SPE(speundef, evmhesmfa, 0x15, 0x10, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x15, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhesmfa, }
, .oname = "speundef_evmhesmfa", };
8647GEN_SPE(evmhoumia, evmhosmia, 0x16, 0x10, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x16, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmhoumia_evmhosmia,
}, .oname = "evmhoumia_evmhosmia", };
8648GEN_SPE(speundef, evmhosmfa, 0x17, 0x10, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x17, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhosmfa, }
, .oname = "speundef_evmhosmfa", };
8649
8650GEN_SPE(speundef, evmwhssf, 0x03, 0x11, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x03, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwhssf, }
, .oname = "speundef_evmwhssf", };
8651GEN_SPE(evmwlumi, speundef, 0x04, 0x11, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwlumi_speundef, }
, .oname = "evmwlumi_speundef", };
8652GEN_SPE(evmwhumi, evmwhsmi, 0x06, 0x11, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwhumi_evmwhsmi, }
, .oname = "evmwhumi_evmwhsmi", };
8653GEN_SPE(speundef, evmwhsmf, 0x07, 0x11, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwhsmf, }
, .oname = "speundef_evmwhsmf", };
8654GEN_SPE(speundef, evmwssf, 0x09, 0x11, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x09, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwssf, },
.oname = "speundef_evmwssf", };
8655GEN_SPE(speundef, evmwsmf, 0x0D, 0x11, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0D, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwsmf, },
.oname = "speundef_evmwsmf", };
8656GEN_SPE(speundef, evmwhssfa, 0x13, 0x11, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x13, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwhssfa, }
, .oname = "speundef_evmwhssfa", };
8657GEN_SPE(evmwlumia, speundef, 0x14, 0x11, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x14, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwlumia_speundef, }
, .oname = "evmwlumia_speundef", };
8658GEN_SPE(evmwhumia, evmwhsmia, 0x16, 0x11, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x16, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwhumia_evmwhsmia,
}, .oname = "evmwhumia_evmwhsmia", };
8659GEN_SPE(speundef, evmwhsmfa, 0x17, 0x11, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x17, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwhsmfa, }
, .oname = "speundef_evmwhsmfa", };
8660GEN_SPE(speundef, evmwssfa, 0x19, 0x11, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x19, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwssfa, }
, .oname = "speundef_evmwssfa", };
8661GEN_SPE(speundef, evmwsmfa, 0x1D, 0x11, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x1D, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwsmfa, }
, .oname = "speundef_evmwsmfa", };
8662
8663GEN_SPE(evadduiaaw, evaddsiaaw, 0x00, 0x13, 0x0000F800, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evadduiaaw_evaddsiaaw
, }, .oname = "evadduiaaw_evaddsiaaw", };
8664GEN_SPE(evsubfusiaaw, evsubfssiaaw, 0x01, 0x13, 0x0000F800, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x01, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evsubfusiaaw_evsubfssiaaw
, }, .oname = "evsubfusiaaw_evsubfssiaaw", };
8665GEN_SPE(evaddumiaaw, evaddsmiaaw, 0x04, 0x13, 0x0000F800, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evaddumiaaw_evaddsmiaaw
, }, .oname = "evaddumiaaw_evaddsmiaaw", };
8666GEN_SPE(evsubfumiaaw, evsubfsmiaaw, 0x05, 0x13, 0x0000F800, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x05, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evsubfumiaaw_evsubfsmiaaw
, }, .oname = "evsubfumiaaw_evsubfsmiaaw", };
8667GEN_SPE(evdivws, evdivwu, 0x06, 0x13, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evdivws_evdivwu, }, .
oname = "evdivws_evdivwu", };
8668
8669GEN_SPE(evmheusiaaw, evmhessiaaw, 0x00, 0x14, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmheusiaaw_evmhessiaaw
, }, .oname = "evmheusiaaw_evmhessiaaw", };
8670GEN_SPE(speundef, evmhessfaaw, 0x01, 0x14, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x01, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhessfaaw
, }, .oname = "speundef_evmhessfaaw", };
8671GEN_SPE(evmhousiaaw, evmhossiaaw, 0x02, 0x14, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmhousiaaw_evmhossiaaw
, }, .oname = "evmhousiaaw_evmhossiaaw", };
8672GEN_SPE(speundef, evmhossfaaw, 0x03, 0x14, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x03, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhossfaaw
, }, .oname = "speundef_evmhossfaaw", };
8673GEN_SPE(evmheumiaaw, evmhesmiaaw, 0x04, 0x14, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmheumiaaw_evmhesmiaaw
, }, .oname = "evmheumiaaw_evmhesmiaaw", };
8674GEN_SPE(speundef, evmhesmfaaw, 0x05, 0x14, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x05, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhesmfaaw
, }, .oname = "speundef_evmhesmfaaw", };
8675GEN_SPE(evmhoumiaaw, evmhosmiaaw, 0x06, 0x14, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmhoumiaaw_evmhosmiaaw
, }, .oname = "evmhoumiaaw_evmhosmiaaw", };
8676GEN_SPE(speundef, evmhosmfaaw, 0x07, 0x14, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhosmfaaw
, }, .oname = "speundef_evmhosmfaaw", };
8677GEN_SPE(evmhegumiaa, evmhegsmiaa, 0x14, 0x14, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x14, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmhegumiaa_evmhegsmiaa
, }, .oname = "evmhegumiaa_evmhegsmiaa", };
8678GEN_SPE(speundef, evmhegsmfaa, 0x15, 0x14, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x15, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhegsmfaa
, }, .oname = "speundef_evmhegsmfaa", };
8679GEN_SPE(evmhogumiaa, evmhogsmiaa, 0x16, 0x14, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x16, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmhogumiaa_evmhogsmiaa
, }, .oname = "evmhogumiaa_evmhogsmiaa", };
8680GEN_SPE(speundef, evmhogsmfaa, 0x17, 0x14, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x17, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhogsmfaa
, }, .oname = "speundef_evmhogsmfaa", };
8681
8682GEN_SPE(evmwlusiaaw, evmwlssiaaw, 0x00, 0x15, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwlusiaaw_evmwlssiaaw
, }, .oname = "evmwlusiaaw_evmwlssiaaw", };
8683GEN_SPE(evmwlumiaaw, evmwlsmiaaw, 0x04, 0x15, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwlumiaaw_evmwlsmiaaw
, }, .oname = "evmwlumiaaw_evmwlsmiaaw", };
8684GEN_SPE(speundef, evmwssfaa, 0x09, 0x15, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x09, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwssfaa, }
, .oname = "speundef_evmwssfaa", };
8685GEN_SPE(speundef, evmwsmfaa, 0x0D, 0x15, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0D, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwsmfaa, }
, .oname = "speundef_evmwsmfaa", };
8686
8687GEN_SPE(evmheusianw, evmhessianw, 0x00, 0x16, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmheusianw_evmhessianw
, }, .oname = "evmheusianw_evmhessianw", };
8688GEN_SPE(speundef, evmhessfanw, 0x01, 0x16, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x01, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhessfanw
, }, .oname = "speundef_evmhessfanw", };
8689GEN_SPE(evmhousianw, evmhossianw, 0x02, 0x16, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmhousianw_evmhossianw
, }, .oname = "evmhousianw_evmhossianw", };
8690GEN_SPE(speundef, evmhossfanw, 0x03, 0x16, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x03, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhossfanw
, }, .oname = "speundef_evmhossfanw", };
8691GEN_SPE(evmheumianw, evmhesmianw, 0x04, 0x16, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmheumianw_evmhesmianw
, }, .oname = "evmheumianw_evmhesmianw", };
8692GEN_SPE(speundef, evmhesmfanw, 0x05, 0x16, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x05, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhesmfanw
, }, .oname = "speundef_evmhesmfanw", };
8693GEN_SPE(evmhoumianw, evmhosmianw, 0x06, 0x16, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmhoumianw_evmhosmianw
, }, .oname = "evmhoumianw_evmhosmianw", };
8694GEN_SPE(speundef, evmhosmfanw, 0x07, 0x16, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhosmfanw
, }, .oname = "speundef_evmhosmfanw", };
8695GEN_SPE(evmhegumian, evmhegsmian, 0x14, 0x16, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x14, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmhegumian_evmhegsmian
, }, .oname = "evmhegumian_evmhegsmian", };
8696GEN_SPE(speundef, evmhegsmfan, 0x15, 0x16, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x15, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhegsmfan
, }, .oname = "speundef_evmhegsmfan", };
8697GEN_SPE(evmhigumian, evmhigsmian, 0x16, 0x16, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x16, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmhigumian_evmhigsmian
, }, .oname = "evmhigumian_evmhigsmian", };
8698GEN_SPE(speundef, evmhogsmfan, 0x17, 0x16, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x17, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmhogsmfan
, }, .oname = "speundef_evmhogsmfan", };
8699
8700GEN_SPE(evmwlusianw, evmwlssianw, 0x00, 0x17, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwlusianw_evmwlssianw
, }, .oname = "evmwlusianw_evmwlssianw", };
8701GEN_SPE(evmwlumianw, evmwlsmianw, 0x04, 0x17, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwlumianw_evmwlsmianw
, }, .oname = "evmwlumianw_evmwlsmianw", };
8702GEN_SPE(speundef, evmwssfan, 0x09, 0x17, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x09, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwssfan, }
, .oname = "speundef_evmwssfan", };
8703GEN_SPE(evmwumian, evmwsmian, 0x0C, 0x17, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwumian_evmwsmian,
}, .oname = "evmwumian_evmwsmian", };
8704GEN_SPE(speundef, evmwsmfan, 0x0D, 0x17, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0D, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evmwsmfan, }
, .oname = "speundef_evmwsmfan", };
8705#endif
8706
8707/*** SPE floating-point extension ***/
8708#if defined(TARGET_PPC64)
8709#define GEN_SPEFPUOP_CONV_32_32(name)static inline void gen_name(DisasContext *ctx) { gen_helper_name
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); } \
8710static inline void gen_##name(DisasContext *ctx) \
8711{ \
8712 TCGv_i32 t0; \
8713 TCGvTCGv_i32 t1; \
8714 t0 = tcg_temp_new_i32(); \
8715 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t0, cpu_gpr[rB(ctx->opcode)]); \
8716 gen_helper_##name(t0, cpu_env, t0); \
8717 t1 = tcg_temp_new()tcg_temp_new_i32(); \
8718 tcg_gen_extu_i32_tltcg_gen_mov_i32(t1, t0); \
8719 tcg_temp_free_i32(t0); \
8720 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], \
8721 0xFFFFFFFF00000000ULL); \
8722 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t1); \
8723 tcg_temp_freetcg_temp_free_i32(t1); \
8724}
8725#define GEN_SPEFPUOP_CONV_32_64(name)static inline void gen_name(DisasContext *ctx) { TCGv_i64 t0 =
tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode)); gen_helper_name
(cpu_gpr[rD(ctx->opcode)], cpu_env, t0); tcg_temp_free_i64
(t0); } \
8726static inline void gen_##name(DisasContext *ctx) \
8727{ \
8728 TCGv_i32 t0; \
8729 TCGvTCGv_i32 t1; \
8730 t0 = tcg_temp_new_i32(); \
8731 gen_helper_##name(t0, cpu_env, cpu_gpr[rB(ctx->opcode)]); \
8732 t1 = tcg_temp_new()tcg_temp_new_i32(); \
8733 tcg_gen_extu_i32_tltcg_gen_mov_i32(t1, t0); \
8734 tcg_temp_free_i32(t0); \
8735 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], \
8736 0xFFFFFFFF00000000ULL); \
8737 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t1); \
8738 tcg_temp_freetcg_temp_free_i32(t1); \
8739}
8740#define GEN_SPEFPUOP_CONV_64_32(name)static inline void gen_name(DisasContext *ctx) { TCGv_i64 t0 =
tcg_temp_new_i64(); gen_helper_name(t0, cpu_env, cpu_gpr[rB(
ctx->opcode)]); gen_store_gpr64(rD(ctx->opcode), t0); tcg_temp_free_i64
(t0); } \
8741static inline void gen_##name(DisasContext *ctx) \
8742{ \
8743 TCGv_i32 t0 = tcg_temp_new_i32(); \
8744 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t0, cpu_gpr[rB(ctx->opcode)]); \
8745 gen_helper_##name(cpu_gpr[rD(ctx->opcode)], cpu_env, t0); \
8746 tcg_temp_free_i32(t0); \
8747}
8748#define GEN_SPEFPUOP_CONV_64_64(name)static inline void gen_name(DisasContext *ctx) { TCGv_i64 t0 =
tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode)); gen_helper_name
(t0, cpu_env, t0); gen_store_gpr64(rD(ctx->opcode), t0); tcg_temp_free_i64
(t0); } \
8749static inline void gen_##name(DisasContext *ctx) \
8750{ \
8751 gen_helper_##name(cpu_gpr[rD(ctx->opcode)], cpu_env, \
8752 cpu_gpr[rB(ctx->opcode)]); \
8753}
8754#define GEN_SPEFPUOP_ARITH2_32_32(name)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_name(cpu_gpr[rD(ctx->opcode)], cpu_env
, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); } \
8755static inline void gen_##name(DisasContext *ctx) \
8756{ \
8757 TCGv_i32 t0, t1; \
8758 TCGv_i64 t2; \
8759 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
8760 gen_exception(ctx, POWERPC_EXCP_SPEU); \
8761 return; \
8762 } \
8763 t0 = tcg_temp_new_i32(); \
8764 t1 = tcg_temp_new_i32(); \
8765 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t0, cpu_gpr[rA(ctx->opcode)]); \
8766 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, cpu_gpr[rB(ctx->opcode)]); \
8767 gen_helper_##name(t0, cpu_env, t0, t1); \
8768 tcg_temp_free_i32(t1); \
8769 t2 = tcg_temp_new()tcg_temp_new_i32(); \
8770 tcg_gen_extu_i32_tltcg_gen_mov_i32(t2, t0); \
8771 tcg_temp_free_i32(t0); \
8772 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], \
8773 0xFFFFFFFF00000000ULL); \
8774 tcg_gen_or_tltcg_gen_or_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rD(ctx->opcode)], t2); \
8775 tcg_temp_freetcg_temp_free_i32(t2); \
8776}
8777#define GEN_SPEFPUOP_ARITH2_64_64(name)static inline void gen_name(DisasContext *ctx) { TCGv_i64 t0,
t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_name(t0,
cpu_env, t0, t1); gen_store_gpr64(rD(ctx->opcode), t0); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); } \
8778static inline void gen_##name(DisasContext *ctx) \
8779{ \
8780 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
8781 gen_exception(ctx, POWERPC_EXCP_SPEU); \
8782 return; \
8783 } \
8784 gen_helper_##name(cpu_gpr[rD(ctx->opcode)], cpu_env, \
8785 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); \
8786}
8787#define GEN_SPEFPUOP_COMP_32(name)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_name(cpu_crf[crfD(ctx->opcode)], cpu_env
, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); } \
8788static inline void gen_##name(DisasContext *ctx) \
8789{ \
8790 TCGv_i32 t0, t1; \
8791 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
8792 gen_exception(ctx, POWERPC_EXCP_SPEU); \
8793 return; \
8794 } \
8795 t0 = tcg_temp_new_i32(); \
8796 t1 = tcg_temp_new_i32(); \
8797 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t0, cpu_gpr[rA(ctx->opcode)]); \
8798 tcg_gen_trunc_tl_i32tcg_gen_mov_i32(t1, cpu_gpr[rB(ctx->opcode)]); \
8799 gen_helper_##name(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); \
8800 tcg_temp_free_i32(t0); \
8801 tcg_temp_free_i32(t1); \
8802}
8803#define GEN_SPEFPUOP_COMP_64(name)static inline void gen_name(DisasContext *ctx) { TCGv_i64 t0,
t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_name(cpu_crf
[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64(t0
); tcg_temp_free_i64(t1); } \
8804static inline void gen_##name(DisasContext *ctx) \
8805{ \
8806 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
8807 gen_exception(ctx, POWERPC_EXCP_SPEU); \
8808 return; \
8809 } \
8810 gen_helper_##name(cpu_crf[crfD(ctx->opcode)], cpu_env, \
8811 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); \
8812}
8813#else
8814#define GEN_SPEFPUOP_CONV_32_32(name)static inline void gen_name(DisasContext *ctx) { gen_helper_name
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); } \
8815static inline void gen_##name(DisasContext *ctx) \
8816{ \
8817 gen_helper_##name(cpu_gpr[rD(ctx->opcode)], cpu_env, \
8818 cpu_gpr[rB(ctx->opcode)]); \
8819}
8820#define GEN_SPEFPUOP_CONV_32_64(name)static inline void gen_name(DisasContext *ctx) { TCGv_i64 t0 =
tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode)); gen_helper_name
(cpu_gpr[rD(ctx->opcode)], cpu_env, t0); tcg_temp_free_i64
(t0); } \
8821static inline void gen_##name(DisasContext *ctx) \
8822{ \
8823 TCGv_i64 t0 = tcg_temp_new_i64(); \
8824 gen_load_gpr64(t0, rB(ctx->opcode)); \
8825 gen_helper_##name(cpu_gpr[rD(ctx->opcode)], cpu_env, t0); \
8826 tcg_temp_free_i64(t0); \
8827}
8828#define GEN_SPEFPUOP_CONV_64_32(name)static inline void gen_name(DisasContext *ctx) { TCGv_i64 t0 =
tcg_temp_new_i64(); gen_helper_name(t0, cpu_env, cpu_gpr[rB(
ctx->opcode)]); gen_store_gpr64(rD(ctx->opcode), t0); tcg_temp_free_i64
(t0); } \
8829static inline void gen_##name(DisasContext *ctx) \
8830{ \
8831 TCGv_i64 t0 = tcg_temp_new_i64(); \
8832 gen_helper_##name(t0, cpu_env, cpu_gpr[rB(ctx->opcode)]); \
8833 gen_store_gpr64(rD(ctx->opcode), t0); \
8834 tcg_temp_free_i64(t0); \
8835}
8836#define GEN_SPEFPUOP_CONV_64_64(name)static inline void gen_name(DisasContext *ctx) { TCGv_i64 t0 =
tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode)); gen_helper_name
(t0, cpu_env, t0); gen_store_gpr64(rD(ctx->opcode), t0); tcg_temp_free_i64
(t0); } \
8837static inline void gen_##name(DisasContext *ctx) \
8838{ \
8839 TCGv_i64 t0 = tcg_temp_new_i64(); \
8840 gen_load_gpr64(t0, rB(ctx->opcode)); \
8841 gen_helper_##name(t0, cpu_env, t0); \
8842 gen_store_gpr64(rD(ctx->opcode), t0); \
8843 tcg_temp_free_i64(t0); \
8844}
8845#define GEN_SPEFPUOP_ARITH2_32_32(name)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_name(cpu_gpr[rD(ctx->opcode)], cpu_env
, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); } \
8846static inline void gen_##name(DisasContext *ctx) \
8847{ \
8848 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
8849 gen_exception(ctx, POWERPC_EXCP_SPEU); \
8850 return; \
8851 } \
8852 gen_helper_##name(cpu_gpr[rD(ctx->opcode)], cpu_env, \
8853 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); \
8854}
8855#define GEN_SPEFPUOP_ARITH2_64_64(name)static inline void gen_name(DisasContext *ctx) { TCGv_i64 t0,
t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_name(t0,
cpu_env, t0, t1); gen_store_gpr64(rD(ctx->opcode), t0); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); } \
8856static inline void gen_##name(DisasContext *ctx) \
8857{ \
8858 TCGv_i64 t0, t1; \
8859 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
8860 gen_exception(ctx, POWERPC_EXCP_SPEU); \
8861 return; \
8862 } \
8863 t0 = tcg_temp_new_i64(); \
8864 t1 = tcg_temp_new_i64(); \
8865 gen_load_gpr64(t0, rA(ctx->opcode)); \
8866 gen_load_gpr64(t1, rB(ctx->opcode)); \
8867 gen_helper_##name(t0, cpu_env, t0, t1); \
8868 gen_store_gpr64(rD(ctx->opcode), t0); \
8869 tcg_temp_free_i64(t0); \
8870 tcg_temp_free_i64(t1); \
8871}
8872#define GEN_SPEFPUOP_COMP_32(name)static inline void gen_name(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_name(cpu_crf[crfD(ctx->opcode)], cpu_env
, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); } \
8873static inline void gen_##name(DisasContext *ctx) \
8874{ \
8875 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
8876 gen_exception(ctx, POWERPC_EXCP_SPEU); \
8877 return; \
8878 } \
8879 gen_helper_##name(cpu_crf[crfD(ctx->opcode)], cpu_env, \
8880 cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); \
8881}
8882#define GEN_SPEFPUOP_COMP_64(name)static inline void gen_name(DisasContext *ctx) { TCGv_i64 t0,
t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_name(cpu_crf
[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64(t0
); tcg_temp_free_i64(t1); } \
8883static inline void gen_##name(DisasContext *ctx) \
8884{ \
8885 TCGv_i64 t0, t1; \
8886 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) { \
8887 gen_exception(ctx, POWERPC_EXCP_SPEU); \
8888 return; \
8889 } \
8890 t0 = tcg_temp_new_i64(); \
8891 t1 = tcg_temp_new_i64(); \
8892 gen_load_gpr64(t0, rA(ctx->opcode)); \
8893 gen_load_gpr64(t1, rB(ctx->opcode)); \
8894 gen_helper_##name(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); \
8895 tcg_temp_free_i64(t0); \
8896 tcg_temp_free_i64(t1); \
8897}
8898#endif
8899
8900/* Single precision floating-point vectors operations */
8901/* Arithmetic */
8902GEN_SPEFPUOP_ARITH2_64_64(evfsadd)static inline void gen_evfsadd(DisasContext *ctx) { TCGv_i64 t0
, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_evfsadd(
t0, cpu_env, t0, t1); gen_store_gpr64(rD(ctx->opcode), t0)
; tcg_temp_free_i64(t0); tcg_temp_free_i64(t1); };
8903GEN_SPEFPUOP_ARITH2_64_64(evfssub)static inline void gen_evfssub(DisasContext *ctx) { TCGv_i64 t0
, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_evfssub(
t0, cpu_env, t0, t1); gen_store_gpr64(rD(ctx->opcode), t0)
; tcg_temp_free_i64(t0); tcg_temp_free_i64(t1); };
8904GEN_SPEFPUOP_ARITH2_64_64(evfsmul)static inline void gen_evfsmul(DisasContext *ctx) { TCGv_i64 t0
, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_evfsmul(
t0, cpu_env, t0, t1); gen_store_gpr64(rD(ctx->opcode), t0)
; tcg_temp_free_i64(t0); tcg_temp_free_i64(t1); };
8905GEN_SPEFPUOP_ARITH2_64_64(evfsdiv)static inline void gen_evfsdiv(DisasContext *ctx) { TCGv_i64 t0
, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_evfsdiv(
t0, cpu_env, t0, t1); gen_store_gpr64(rD(ctx->opcode), t0)
; tcg_temp_free_i64(t0); tcg_temp_free_i64(t1); };
8906static inline void gen_evfsabs(DisasContext *ctx)
8907{
8908 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
8909 gen_exception(ctx, POWERPC_EXCP_SPEU);
8910 return;
8911 }
8912#if defined(TARGET_PPC64)
8913 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], ~0x8000000080000000LL);
8914#else
8915 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], ~0x80000000);
8916 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], ~0x80000000);
8917#endif
8918}
8919static inline void gen_evfsnabs(DisasContext *ctx)
8920{
8921 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
8922 gen_exception(ctx, POWERPC_EXCP_SPEU);
8923 return;
8924 }
8925#if defined(TARGET_PPC64)
8926 tcg_gen_ori_tltcg_gen_ori_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 0x8000000080000000LL);
8927#else
8928 tcg_gen_ori_tltcg_gen_ori_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 0x80000000);
8929 tcg_gen_ori_tltcg_gen_ori_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], 0x80000000);
8930#endif
8931}
8932static inline void gen_evfsneg(DisasContext *ctx)
8933{
8934 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
8935 gen_exception(ctx, POWERPC_EXCP_SPEU);
8936 return;
8937 }
8938#if defined(TARGET_PPC64)
8939 tcg_gen_xori_tltcg_gen_xori_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 0x8000000080000000LL);
8940#else
8941 tcg_gen_xori_tltcg_gen_xori_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 0x80000000);
8942 tcg_gen_xori_tltcg_gen_xori_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], 0x80000000);
8943#endif
8944}
8945
8946/* Conversion */
8947GEN_SPEFPUOP_CONV_64_64(evfscfui)static inline void gen_evfscfui(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_evfscfui(t0, cpu_env, t0); gen_store_gpr64(rD(
ctx->opcode), t0); tcg_temp_free_i64(t0); };
8948GEN_SPEFPUOP_CONV_64_64(evfscfsi)static inline void gen_evfscfsi(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_evfscfsi(t0, cpu_env, t0); gen_store_gpr64(rD(
ctx->opcode), t0); tcg_temp_free_i64(t0); };
8949GEN_SPEFPUOP_CONV_64_64(evfscfuf)static inline void gen_evfscfuf(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_evfscfuf(t0, cpu_env, t0); gen_store_gpr64(rD(
ctx->opcode), t0); tcg_temp_free_i64(t0); };
8950GEN_SPEFPUOP_CONV_64_64(evfscfsf)static inline void gen_evfscfsf(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_evfscfsf(t0, cpu_env, t0); gen_store_gpr64(rD(
ctx->opcode), t0); tcg_temp_free_i64(t0); };
8951GEN_SPEFPUOP_CONV_64_64(evfsctui)static inline void gen_evfsctui(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_evfsctui(t0, cpu_env, t0); gen_store_gpr64(rD(
ctx->opcode), t0); tcg_temp_free_i64(t0); };
8952GEN_SPEFPUOP_CONV_64_64(evfsctsi)static inline void gen_evfsctsi(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_evfsctsi(t0, cpu_env, t0); gen_store_gpr64(rD(
ctx->opcode), t0); tcg_temp_free_i64(t0); };
8953GEN_SPEFPUOP_CONV_64_64(evfsctuf)static inline void gen_evfsctuf(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_evfsctuf(t0, cpu_env, t0); gen_store_gpr64(rD(
ctx->opcode), t0); tcg_temp_free_i64(t0); };
8954GEN_SPEFPUOP_CONV_64_64(evfsctsf)static inline void gen_evfsctsf(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_evfsctsf(t0, cpu_env, t0); gen_store_gpr64(rD(
ctx->opcode), t0); tcg_temp_free_i64(t0); };
8955GEN_SPEFPUOP_CONV_64_64(evfsctuiz)static inline void gen_evfsctuiz(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_evfsctuiz(t0, cpu_env, t0); gen_store_gpr64(rD
(ctx->opcode), t0); tcg_temp_free_i64(t0); };
8956GEN_SPEFPUOP_CONV_64_64(evfsctsiz)static inline void gen_evfsctsiz(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_evfsctsiz(t0, cpu_env, t0); gen_store_gpr64(rD
(ctx->opcode), t0); tcg_temp_free_i64(t0); };
8957
8958/* Comparison */
8959GEN_SPEFPUOP_COMP_64(evfscmpgt)static inline void gen_evfscmpgt(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_evfscmpgt
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
8960GEN_SPEFPUOP_COMP_64(evfscmplt)static inline void gen_evfscmplt(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_evfscmplt
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
8961GEN_SPEFPUOP_COMP_64(evfscmpeq)static inline void gen_evfscmpeq(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_evfscmpeq
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
8962GEN_SPEFPUOP_COMP_64(evfststgt)static inline void gen_evfststgt(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_evfststgt
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
8963GEN_SPEFPUOP_COMP_64(evfststlt)static inline void gen_evfststlt(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_evfststlt
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
8964GEN_SPEFPUOP_COMP_64(evfststeq)static inline void gen_evfststeq(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_evfststeq
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
8965
8966/* Opcodes definitions */
8967GEN_SPE(evfsadd, evfssub, 0x00, 0x0A, 0x00000000, 0x00000000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsadd_evfssub, }, .
oname = "evfsadd_evfssub", }; //
8968GEN_SPE(evfsabs, evfsnabs, 0x02, 0x0A, 0x0000F800, 0x0000F800, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsabs_evfsnabs, },
.oname = "evfsabs_evfsnabs", }; //
8969GEN_SPE(evfsneg, speundef, 0x03, 0x0A, 0x0000F800, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x03, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsneg_speundef, },
.oname = "evfsneg_speundef", }; //
8970GEN_SPE(evfsmul, evfsdiv, 0x04, 0x0A, 0x00000000, 0x00000000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsmul_evfsdiv, }, .
oname = "evfsmul_evfsdiv", }; //
8971GEN_SPE(evfscmpgt, evfscmplt, 0x06, 0x0A, 0x00600000, 0x00600000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfscmpgt_evfscmplt,
}, .oname = "evfscmpgt_evfscmplt", }; //
8972GEN_SPE(evfscmpeq, speundef, 0x07, 0x0A, 0x00600000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfscmpeq_speundef, }
, .oname = "evfscmpeq_speundef", }; //
8973GEN_SPE(evfscfui, evfscfsi, 0x08, 0x0A, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfscfui_evfscfsi, }
, .oname = "evfscfui_evfscfsi", }; //
8974GEN_SPE(evfscfuf, evfscfsf, 0x09, 0x0A, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x09, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfscfuf_evfscfsf, }
, .oname = "evfscfuf_evfscfsf", }; //
8975GEN_SPE(evfsctui, evfsctsi, 0x0A, 0x0A, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0A, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsctui_evfsctsi, }
, .oname = "evfsctui_evfsctsi", }; //
8976GEN_SPE(evfsctuf, evfsctsf, 0x0B, 0x0A, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0B, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsctuf_evfsctsf, }
, .oname = "evfsctuf_evfsctsf", }; //
8977GEN_SPE(evfsctuiz, speundef, 0x0C, 0x0A, 0x00180000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsctuiz_speundef, }
, .oname = "evfsctuiz_speundef", }; //
8978GEN_SPE(evfsctsiz, speundef, 0x0D, 0x0A, 0x00180000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0D, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsctsiz_speundef, }
, .oname = "evfsctsiz_speundef", }; //
8979GEN_SPE(evfststgt, evfststlt, 0x0E, 0x0A, 0x00600000, 0x00600000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfststgt_evfststlt,
}, .oname = "evfststgt_evfststlt", }; //
8980GEN_SPE(evfststeq, speundef, 0x0F, 0x0A, 0x00600000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0F, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfststeq_speundef, }
, .oname = "evfststeq_speundef", }; //
8981
8982/* Single precision floating-point operations */
8983/* Arithmetic */
8984GEN_SPEFPUOP_ARITH2_32_32(efsadd)static inline void gen_efsadd(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_efsadd(cpu_gpr[rD(ctx->opcode)], cpu_env
, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); };
8985GEN_SPEFPUOP_ARITH2_32_32(efssub)static inline void gen_efssub(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_efssub(cpu_gpr[rD(ctx->opcode)], cpu_env
, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); };
8986GEN_SPEFPUOP_ARITH2_32_32(efsmul)static inline void gen_efsmul(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_efsmul(cpu_gpr[rD(ctx->opcode)], cpu_env
, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); };
8987GEN_SPEFPUOP_ARITH2_32_32(efsdiv)static inline void gen_efsdiv(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_efsdiv(cpu_gpr[rD(ctx->opcode)], cpu_env
, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode)]); };
8988static inline void gen_efsabs(DisasContext *ctx)
8989{
8990 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
8991 gen_exception(ctx, POWERPC_EXCP_SPEU);
8992 return;
8993 }
8994 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], (target_long)~0x80000000LL);
8995}
8996static inline void gen_efsnabs(DisasContext *ctx)
8997{
8998 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
8999 gen_exception(ctx, POWERPC_EXCP_SPEU);
9000 return;
9001 }
9002 tcg_gen_ori_tltcg_gen_ori_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 0x80000000);
9003}
9004static inline void gen_efsneg(DisasContext *ctx)
9005{
9006 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
9007 gen_exception(ctx, POWERPC_EXCP_SPEU);
9008 return;
9009 }
9010 tcg_gen_xori_tltcg_gen_xori_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 0x80000000);
9011}
9012
9013/* Conversion */
9014GEN_SPEFPUOP_CONV_32_32(efscfui)static inline void gen_efscfui(DisasContext *ctx) { gen_helper_efscfui
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); };
9015GEN_SPEFPUOP_CONV_32_32(efscfsi)static inline void gen_efscfsi(DisasContext *ctx) { gen_helper_efscfsi
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); };
9016GEN_SPEFPUOP_CONV_32_32(efscfuf)static inline void gen_efscfuf(DisasContext *ctx) { gen_helper_efscfuf
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); };
9017GEN_SPEFPUOP_CONV_32_32(efscfsf)static inline void gen_efscfsf(DisasContext *ctx) { gen_helper_efscfsf
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); };
9018GEN_SPEFPUOP_CONV_32_32(efsctui)static inline void gen_efsctui(DisasContext *ctx) { gen_helper_efsctui
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); };
9019GEN_SPEFPUOP_CONV_32_32(efsctsi)static inline void gen_efsctsi(DisasContext *ctx) { gen_helper_efsctsi
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); };
9020GEN_SPEFPUOP_CONV_32_32(efsctuf)static inline void gen_efsctuf(DisasContext *ctx) { gen_helper_efsctuf
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); };
9021GEN_SPEFPUOP_CONV_32_32(efsctsf)static inline void gen_efsctsf(DisasContext *ctx) { gen_helper_efsctsf
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); };
9022GEN_SPEFPUOP_CONV_32_32(efsctuiz)static inline void gen_efsctuiz(DisasContext *ctx) { gen_helper_efsctuiz
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); };
9023GEN_SPEFPUOP_CONV_32_32(efsctsiz)static inline void gen_efsctsiz(DisasContext *ctx) { gen_helper_efsctsiz
(cpu_gpr[rD(ctx->opcode)], cpu_env, cpu_gpr[rB(ctx->opcode
)]); };
9024GEN_SPEFPUOP_CONV_32_64(efscfd)static inline void gen_efscfd(DisasContext *ctx) { TCGv_i64 t0
= tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode))
; gen_helper_efscfd(cpu_gpr[rD(ctx->opcode)], cpu_env, t0)
; tcg_temp_free_i64(t0); };
9025
9026/* Comparison */
9027GEN_SPEFPUOP_COMP_32(efscmpgt)static inline void gen_efscmpgt(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_efscmpgt(cpu_crf[crfD(ctx->opcode)
], cpu_env, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode
)]); };
9028GEN_SPEFPUOP_COMP_32(efscmplt)static inline void gen_efscmplt(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_efscmplt(cpu_crf[crfD(ctx->opcode)
], cpu_env, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode
)]); };
9029GEN_SPEFPUOP_COMP_32(efscmpeq)static inline void gen_efscmpeq(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_efscmpeq(cpu_crf[crfD(ctx->opcode)
], cpu_env, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode
)]); };
9030GEN_SPEFPUOP_COMP_32(efststgt)static inline void gen_efststgt(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_efststgt(cpu_crf[crfD(ctx->opcode)
], cpu_env, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode
)]); };
9031GEN_SPEFPUOP_COMP_32(efststlt)static inline void gen_efststlt(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_efststlt(cpu_crf[crfD(ctx->opcode)
], cpu_env, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode
)]); };
9032GEN_SPEFPUOP_COMP_32(efststeq)static inline void gen_efststeq(DisasContext *ctx) { if (__builtin_expect
(!!(!ctx->spe_enabled), 0)) { gen_exception(ctx, POWERPC_EXCP_SPEU
); return; } gen_helper_efststeq(cpu_crf[crfD(ctx->opcode)
], cpu_env, cpu_gpr[rA(ctx->opcode)], cpu_gpr[rB(ctx->opcode
)]); };
9033
9034/* Opcodes definitions */
9035GEN_SPE(efsadd, efssub, 0x00, 0x0B, 0x00000000, 0x00000000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsadd_efssub, }, .oname
= "efsadd_efssub", }; //
9036GEN_SPE(efsabs, efsnabs, 0x02, 0x0B, 0x0000F800, 0x0000F800, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsabs_efsnabs, }, .
oname = "efsabs_efsnabs", }; //
9037GEN_SPE(efsneg, speundef, 0x03, 0x0B, 0x0000F800, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x03, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsneg_speundef, }, .
oname = "efsneg_speundef", }; //
9038GEN_SPE(efsmul, efsdiv, 0x04, 0x0B, 0x00000000, 0x00000000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsmul_efsdiv, }, .oname
= "efsmul_efsdiv", }; //
9039GEN_SPE(efscmpgt, efscmplt, 0x06, 0x0B, 0x00600000, 0x00600000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efscmpgt_efscmplt, }
, .oname = "efscmpgt_efscmplt", }; //
9040GEN_SPE(efscmpeq, efscfd, 0x07, 0x0B, 0x00600000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efscmpeq_efscfd, }, .
oname = "efscmpeq_efscfd", }; //
9041GEN_SPE(efscfui, efscfsi, 0x08, 0x0B, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efscfui_efscfsi, }, .
oname = "efscfui_efscfsi", }; //
9042GEN_SPE(efscfuf, efscfsf, 0x09, 0x0B, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x09, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efscfuf_efscfsf, }, .
oname = "efscfuf_efscfsf", }; //
9043GEN_SPE(efsctui, efsctsi, 0x0A, 0x0B, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0A, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsctui_efsctsi, }, .
oname = "efsctui_efsctsi", }; //
9044GEN_SPE(efsctuf, efsctsf, 0x0B, 0x0B, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0B, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsctuf_efsctsf, }, .
oname = "efsctuf_efsctsf", }; //
9045GEN_SPE(efsctuiz, speundef, 0x0C, 0x0B, 0x00180000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsctuiz_speundef, }
, .oname = "efsctuiz_speundef", }; //
9046GEN_SPE(efsctsiz, speundef, 0x0D, 0x0B, 0x00180000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0D, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsctsiz_speundef, }
, .oname = "efsctsiz_speundef", }; //
9047GEN_SPE(efststgt, efststlt, 0x0E, 0x0B, 0x00600000, 0x00600000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efststgt_efststlt, }
, .oname = "efststgt_efststlt", }; //
9048GEN_SPE(efststeq, speundef, 0x0F, 0x0B, 0x00600000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0F, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efststeq_speundef, }
, .oname = "efststeq_speundef", }; //
9049
9050/* Double precision floating-point operations */
9051/* Arithmetic */
9052GEN_SPEFPUOP_ARITH2_64_64(efdadd)static inline void gen_efdadd(DisasContext *ctx) { TCGv_i64 t0
, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_efdadd(t0
, cpu_env, t0, t1); gen_store_gpr64(rD(ctx->opcode), t0); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
9053GEN_SPEFPUOP_ARITH2_64_64(efdsub)static inline void gen_efdsub(DisasContext *ctx) { TCGv_i64 t0
, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_efdsub(t0
, cpu_env, t0, t1); gen_store_gpr64(rD(ctx->opcode), t0); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
9054GEN_SPEFPUOP_ARITH2_64_64(efdmul)static inline void gen_efdmul(DisasContext *ctx) { TCGv_i64 t0
, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_efdmul(t0
, cpu_env, t0, t1); gen_store_gpr64(rD(ctx->opcode), t0); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
9055GEN_SPEFPUOP_ARITH2_64_64(efddiv)static inline void gen_efddiv(DisasContext *ctx) { TCGv_i64 t0
, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) { gen_exception
(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64(); t1
= tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode))
; gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_efddiv(t0
, cpu_env, t0, t1); gen_store_gpr64(rD(ctx->opcode), t0); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
9056static inline void gen_efdabs(DisasContext *ctx)
9057{
9058 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
9059 gen_exception(ctx, POWERPC_EXCP_SPEU);
9060 return;
9061 }
9062#if defined(TARGET_PPC64)
9063 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], ~0x8000000000000000LL);
9064#else
9065 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
9066 tcg_gen_andi_tltcg_gen_andi_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], ~0x80000000);
9067#endif
9068}
9069static inline void gen_efdnabs(DisasContext *ctx)
9070{
9071 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
9072 gen_exception(ctx, POWERPC_EXCP_SPEU);
9073 return;
9074 }
9075#if defined(TARGET_PPC64)
9076 tcg_gen_ori_tltcg_gen_ori_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 0x8000000000000000LL);
9077#else
9078 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
9079 tcg_gen_ori_tltcg_gen_ori_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], 0x80000000);
9080#endif
9081}
9082static inline void gen_efdneg(DisasContext *ctx)
9083{
9084 if (unlikely(!ctx->spe_enabled)__builtin_expect(!!(!ctx->spe_enabled), 0)) {
9085 gen_exception(ctx, POWERPC_EXCP_SPEU);
9086 return;
9087 }
9088#if defined(TARGET_PPC64)
9089 tcg_gen_xori_tltcg_gen_xori_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)], 0x8000000000000000LL);
9090#else
9091 tcg_gen_mov_tltcg_gen_mov_i32(cpu_gpr[rD(ctx->opcode)], cpu_gpr[rA(ctx->opcode)]);
9092 tcg_gen_xori_tltcg_gen_xori_i32(cpu_gprh[rD(ctx->opcode)], cpu_gprh[rA(ctx->opcode)], 0x80000000);
9093#endif
9094}
9095
9096/* Conversion */
9097GEN_SPEFPUOP_CONV_64_32(efdcfui)static inline void gen_efdcfui(DisasContext *ctx) { TCGv_i64 t0
= tcg_temp_new_i64(); gen_helper_efdcfui(t0, cpu_env, cpu_gpr
[rB(ctx->opcode)]); gen_store_gpr64(rD(ctx->opcode), t0
); tcg_temp_free_i64(t0); };
9098GEN_SPEFPUOP_CONV_64_32(efdcfsi)static inline void gen_efdcfsi(DisasContext *ctx) { TCGv_i64 t0
= tcg_temp_new_i64(); gen_helper_efdcfsi(t0, cpu_env, cpu_gpr
[rB(ctx->opcode)]); gen_store_gpr64(rD(ctx->opcode), t0
); tcg_temp_free_i64(t0); };
9099GEN_SPEFPUOP_CONV_64_32(efdcfuf)static inline void gen_efdcfuf(DisasContext *ctx) { TCGv_i64 t0
= tcg_temp_new_i64(); gen_helper_efdcfuf(t0, cpu_env, cpu_gpr
[rB(ctx->opcode)]); gen_store_gpr64(rD(ctx->opcode), t0
); tcg_temp_free_i64(t0); };
9100GEN_SPEFPUOP_CONV_64_32(efdcfsf)static inline void gen_efdcfsf(DisasContext *ctx) { TCGv_i64 t0
= tcg_temp_new_i64(); gen_helper_efdcfsf(t0, cpu_env, cpu_gpr
[rB(ctx->opcode)]); gen_store_gpr64(rD(ctx->opcode), t0
); tcg_temp_free_i64(t0); };
9101GEN_SPEFPUOP_CONV_32_64(efdctui)static inline void gen_efdctui(DisasContext *ctx) { TCGv_i64 t0
= tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode))
; gen_helper_efdctui(cpu_gpr[rD(ctx->opcode)], cpu_env, t0
); tcg_temp_free_i64(t0); };
9102GEN_SPEFPUOP_CONV_32_64(efdctsi)static inline void gen_efdctsi(DisasContext *ctx) { TCGv_i64 t0
= tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode))
; gen_helper_efdctsi(cpu_gpr[rD(ctx->opcode)], cpu_env, t0
); tcg_temp_free_i64(t0); };
9103GEN_SPEFPUOP_CONV_32_64(efdctuf)static inline void gen_efdctuf(DisasContext *ctx) { TCGv_i64 t0
= tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode))
; gen_helper_efdctuf(cpu_gpr[rD(ctx->opcode)], cpu_env, t0
); tcg_temp_free_i64(t0); };
9104GEN_SPEFPUOP_CONV_32_64(efdctsf)static inline void gen_efdctsf(DisasContext *ctx) { TCGv_i64 t0
= tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode))
; gen_helper_efdctsf(cpu_gpr[rD(ctx->opcode)], cpu_env, t0
); tcg_temp_free_i64(t0); };
9105GEN_SPEFPUOP_CONV_32_64(efdctuiz)static inline void gen_efdctuiz(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_efdctuiz(cpu_gpr[rD(ctx->opcode)], cpu_env,
t0); tcg_temp_free_i64(t0); };
9106GEN_SPEFPUOP_CONV_32_64(efdctsiz)static inline void gen_efdctsiz(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_efdctsiz(cpu_gpr[rD(ctx->opcode)], cpu_env,
t0); tcg_temp_free_i64(t0); };
9107GEN_SPEFPUOP_CONV_64_32(efdcfs)static inline void gen_efdcfs(DisasContext *ctx) { TCGv_i64 t0
= tcg_temp_new_i64(); gen_helper_efdcfs(t0, cpu_env, cpu_gpr
[rB(ctx->opcode)]); gen_store_gpr64(rD(ctx->opcode), t0
); tcg_temp_free_i64(t0); };
9108GEN_SPEFPUOP_CONV_64_64(efdcfuid)static inline void gen_efdcfuid(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_efdcfuid(t0, cpu_env, t0); gen_store_gpr64(rD(
ctx->opcode), t0); tcg_temp_free_i64(t0); };
9109GEN_SPEFPUOP_CONV_64_64(efdcfsid)static inline void gen_efdcfsid(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_efdcfsid(t0, cpu_env, t0); gen_store_gpr64(rD(
ctx->opcode), t0); tcg_temp_free_i64(t0); };
9110GEN_SPEFPUOP_CONV_64_64(efdctuidz)static inline void gen_efdctuidz(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_efdctuidz(t0, cpu_env, t0); gen_store_gpr64(rD
(ctx->opcode), t0); tcg_temp_free_i64(t0); };
9111GEN_SPEFPUOP_CONV_64_64(efdctsidz)static inline void gen_efdctsidz(DisasContext *ctx) { TCGv_i64
t0 = tcg_temp_new_i64(); gen_load_gpr64(t0, rB(ctx->opcode
)); gen_helper_efdctsidz(t0, cpu_env, t0); gen_store_gpr64(rD
(ctx->opcode), t0); tcg_temp_free_i64(t0); };
9112
9113/* Comparison */
9114GEN_SPEFPUOP_COMP_64(efdcmpgt)static inline void gen_efdcmpgt(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_efdcmpgt
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
9115GEN_SPEFPUOP_COMP_64(efdcmplt)static inline void gen_efdcmplt(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_efdcmplt
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
9116GEN_SPEFPUOP_COMP_64(efdcmpeq)static inline void gen_efdcmpeq(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_efdcmpeq
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
9117GEN_SPEFPUOP_COMP_64(efdtstgt)static inline void gen_efdtstgt(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_efdtstgt
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
9118GEN_SPEFPUOP_COMP_64(efdtstlt)static inline void gen_efdtstlt(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_efdtstlt
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
9119GEN_SPEFPUOP_COMP_64(efdtsteq)static inline void gen_efdtsteq(DisasContext *ctx) { TCGv_i64
t0, t1; if (__builtin_expect(!!(!ctx->spe_enabled), 0)) {
gen_exception(ctx, POWERPC_EXCP_SPEU); return; } t0 = tcg_temp_new_i64
(); t1 = tcg_temp_new_i64(); gen_load_gpr64(t0, rA(ctx->opcode
)); gen_load_gpr64(t1, rB(ctx->opcode)); gen_helper_efdtsteq
(cpu_crf[crfD(ctx->opcode)], cpu_env, t0, t1); tcg_temp_free_i64
(t0); tcg_temp_free_i64(t1); };
9120
9121/* Opcodes definitions */
9122GEN_SPE(efdadd, efdsub, 0x10, 0x0B, 0x00000000, 0x00000000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x10, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdadd_efdsub, }, .oname
= "efdadd_efdsub", }; //
9123GEN_SPE(efdcfuid, efdcfsid, 0x11, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x11, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdcfuid_efdcfsid, }
, .oname = "efdcfuid_efdcfsid", }; //
9124GEN_SPE(efdabs, efdnabs, 0x12, 0x0B, 0x0000F800, 0x0000F800, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x12, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdabs_efdnabs, }, .
oname = "efdabs_efdnabs", }; //
9125GEN_SPE(efdneg, speundef, 0x13, 0x0B, 0x0000F800, 0xFFFFFFFF, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x13, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdneg_speundef, }, .
oname = "efdneg_speundef", }; //
9126GEN_SPE(efdmul, efddiv, 0x14, 0x0B, 0x00000000, 0x00000000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x14, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdmul_efddiv, }, .oname
= "efdmul_efddiv", }; //
9127GEN_SPE(efdctuidz, efdctsidz, 0x15, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x15, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdctuidz_efdctsidz,
}, .oname = "efdctuidz_efdctsidz", }; //
9128GEN_SPE(efdcmpgt, efdcmplt, 0x16, 0x0B, 0x00600000, 0x00600000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x16, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdcmpgt_efdcmplt, }
, .oname = "efdcmpgt_efdcmplt", }; //
9129GEN_SPE(efdcmpeq, efdcfs, 0x17, 0x0B, 0x00600000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x17, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdcmpeq_efdcfs, }, .
oname = "efdcmpeq_efdcfs", }; //
9130GEN_SPE(efdcfui, efdcfsi, 0x18, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x18, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdcfui_efdcfsi, }, .
oname = "efdcfui_efdcfsi", }; //
9131GEN_SPE(efdcfuf, efdcfsf, 0x19, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x19, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdcfuf_efdcfsf, }, .
oname = "efdcfuf_efdcfsf", }; //
9132GEN_SPE(efdctui, efdctsi, 0x1A, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1A, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdctui_efdctsi, }, .
oname = "efdctui_efdctsi", }; //
9133GEN_SPE(efdctuf, efdctsf, 0x1B, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1B, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdctuf_efdctsf, }, .
oname = "efdctuf_efdctsf", }; //
9134GEN_SPE(efdctuiz, speundef, 0x1C, 0x0B, 0x00180000, 0xFFFFFFFF, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1C, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdctuiz_speundef, }
, .oname = "efdctuiz_speundef", }; //
9135GEN_SPE(efdctsiz, speundef, 0x1D, 0x0B, 0x00180000, 0xFFFFFFFF, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1D, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdctsiz_speundef, }
, .oname = "efdctsiz_speundef", }; //
9136GEN_SPE(efdtstgt, efdtstlt, 0x1E, 0x0B, 0x00600000, 0x00600000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1E, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdtstgt_efdtstlt, }
, .oname = "efdtstgt_efdtstlt", }; //
9137GEN_SPE(efdtsteq, speundef, 0x1F, 0x0B, 0x00600000, 0xFFFFFFFF, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1F, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdtsteq_speundef, }
, .oname = "efdtsteq_speundef", }; //
9138
9139static opcode_t opcodes[] = {
9140GEN_HANDLER(invalid, 0x00, 0x00, 0x00, 0xFFFFFFFF, PPC_NONE){ .opc1 = 0x00, .opc2 = 0x00, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .type = PPC_NONE, .type2 = PPC_NONE
, .handler = &gen_invalid, }, .oname = "invalid", },
9141GEN_HANDLER(cmp, 0x1F, 0x00, 0x00, 0x00400000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x00, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00400000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_cmp, }, .oname = "cmp", },
9142GEN_HANDLER(cmpi, 0x0B, 0xFF, 0xFF, 0x00400000, PPC_INTEGER){ .opc1 = 0x0B, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00400000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_cmpi, }, .oname = "cmpi", },
9143GEN_HANDLER(cmpl, 0x1F, 0x00, 0x01, 0x00400000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x00, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00400000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_cmpl, }, .oname = "cmpl", },
9144GEN_HANDLER(cmpli, 0x0A, 0xFF, 0xFF, 0x00400000, PPC_INTEGER){ .opc1 = 0x0A, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00400000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_cmpli, }, .oname = "cmpli", },
9145GEN_HANDLER_E(cmpb, 0x1F, 0x1C, 0x0F, 0x00000001, PPC_NONE, PPC2_ISA205){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_ISA205
, .handler = &gen_cmpb, }, .oname = "cmpb", },
9146GEN_HANDLER(isel, 0x1F, 0x0F, 0xFF, 0x00000001, PPC_ISEL){ .opc1 = 0x1F, .opc2 = 0x0F, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ISEL, .type2 = PPC_NONE
, .handler = &gen_isel, }, .oname = "isel", },
9147GEN_HANDLER(addi, 0x0E, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x0E, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addi, }, .oname = "addi", },
9148GEN_HANDLER(addic, 0x0C, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x0C, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addic, }, .oname = "addic", },
9149GEN_HANDLER2(addic_, "addic.", 0x0D, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x0D, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addic_, }, .oname = "addic.", },
9150GEN_HANDLER(addis, 0x0F, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x0F, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addis, }, .oname = "addis", },
9151GEN_HANDLER(mulhw, 0x1F, 0x0B, 0x02, 0x00000400, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x00000400, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mulhw, }, .oname = "mulhw", },
9152GEN_HANDLER(mulhwu, 0x1F, 0x0B, 0x00, 0x00000400, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000400, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mulhwu, }, .oname = "mulhwu", },
9153GEN_HANDLER(mullw, 0x1F, 0x0B, 0x07, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mullw, }, .oname = "mullw", },
9154GEN_HANDLER(mullwo, 0x1F, 0x0B, 0x17, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mullwo, }, .oname = "mullwo", },
9155GEN_HANDLER(mulli, 0x07, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x07, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mulli, }, .oname = "mulli", },
9156#if defined(TARGET_PPC64)
9157GEN_HANDLER(mulld, 0x1F, 0x09, 0x07, 0x00000000, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x09, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_mulld, }, .oname = "mulld", },
9158#endif
9159GEN_HANDLER(neg, 0x1F, 0x08, 0x03, 0x0000F800, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_neg, }, .oname = "neg", },
9160GEN_HANDLER(nego, 0x1F, 0x08, 0x13, 0x0000F800, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_nego, }, .oname = "nego", },
9161GEN_HANDLER(subfic, 0x08, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x08, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfic, }, .oname = "subfic", },
9162GEN_HANDLER2(andi_, "andi.", 0x1C, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x1C, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_andi_, }, .oname = "andi.", },
9163GEN_HANDLER2(andis_, "andis.", 0x1D, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x1D, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_andis_, }, .oname = "andis.", },
9164GEN_HANDLER(cntlzw, 0x1F, 0x1A, 0x00, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_cntlzw, }, .oname = "cntlzw", },
9165GEN_HANDLER(or, 0x1F, 0x1C, 0x0D, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_or, }, .oname = "or", },
9166GEN_HANDLER(xor, 0x1F, 0x1C, 0x09, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x09, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_xor, }, .oname = "xor", },
9167GEN_HANDLER(ori, 0x18, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x18, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_ori, }, .oname = "ori", },
9168GEN_HANDLER(oris, 0x19, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x19, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_oris, }, .oname = "oris", },
9169GEN_HANDLER(xori, 0x1A, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x1A, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_xori, }, .oname = "xori", },
9170GEN_HANDLER(xoris, 0x1B, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x1B, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_xoris, }, .oname = "xoris", },
9171GEN_HANDLER(popcntb, 0x1F, 0x03, 0x03, 0x0000F801, PPC_POPCNTB){ .opc1 = 0x1F, .opc2 = 0x03, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x0000F801, .type = PPC_POPCNTB, .type2 = PPC_NONE
, .handler = &gen_popcntb, }, .oname = "popcntb", },
9172GEN_HANDLER(popcntw, 0x1F, 0x1A, 0x0b, 0x0000F801, PPC_POPCNTWD){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x0b, .pad = { 0, }, .handler
= { .inval1 = 0x0000F801, .type = PPC_POPCNTWD, .type2 = PPC_NONE
, .handler = &gen_popcntw, }, .oname = "popcntw", },
9173GEN_HANDLER_E(prtyw, 0x1F, 0x1A, 0x04, 0x0000F801, PPC_NONE, PPC2_ISA205){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x0000F801, .type = PPC_NONE, .type2 = PPC2_ISA205
, .handler = &gen_prtyw, }, .oname = "prtyw", },
9174#if defined(TARGET_PPC64)
9175GEN_HANDLER(popcntd, 0x1F, 0x1A, 0x0F, 0x0000F801, PPC_POPCNTWD){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x0000F801, .type = PPC_POPCNTWD, .type2 = PPC_NONE
, .handler = &gen_popcntd, }, .oname = "popcntd", },
9176GEN_HANDLER(cntlzd, 0x1F, 0x1A, 0x01, 0x00000000, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_cntlzd, }, .oname = "cntlzd", },
9177GEN_HANDLER_E(prtyd, 0x1F, 0x1A, 0x05, 0x0000F801, PPC_NONE, PPC2_ISA205){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x0000F801, .type = PPC_NONE, .type2 = PPC2_ISA205
, .handler = &gen_prtyd, }, .oname = "prtyd", },
9178#endif
9179GEN_HANDLER(rlwimi, 0x14, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x14, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_rlwimi, }, .oname = "rlwimi", },
9180GEN_HANDLER(rlwinm, 0x15, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x15, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_rlwinm, }, .oname = "rlwinm", },
9181GEN_HANDLER(rlwnm, 0x17, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x17, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_rlwnm, }, .oname = "rlwnm", },
9182GEN_HANDLER(slw, 0x1F, 0x18, 0x00, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_slw, }, .oname = "slw", },
9183GEN_HANDLER(sraw, 0x1F, 0x18, 0x18, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_sraw, }, .oname = "sraw", },
9184GEN_HANDLER(srawi, 0x1F, 0x18, 0x19, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_srawi, }, .oname = "srawi", },
9185GEN_HANDLER(srw, 0x1F, 0x18, 0x10, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_srw, }, .oname = "srw", },
9186#if defined(TARGET_PPC64)
9187GEN_HANDLER(sld, 0x1F, 0x1B, 0x00, 0x00000000, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x1B, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_sld, }, .oname = "sld", },
9188GEN_HANDLER(srad, 0x1F, 0x1A, 0x18, 0x00000000, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_srad, }, .oname = "srad", },
9189GEN_HANDLER2(sradi0, "sradi", 0x1F, 0x1A, 0x19, 0x00000000, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_sradi0, }, .oname = "sradi", },
9190GEN_HANDLER2(sradi1, "sradi", 0x1F, 0x1B, 0x19, 0x00000000, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x1B, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_sradi1, }, .oname = "sradi", },
9191GEN_HANDLER(srd, 0x1F, 0x1B, 0x10, 0x00000000, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x1B, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_srd, }, .oname = "srd", },
9192#endif
9193GEN_HANDLER(frsqrtes, 0x3B, 0x1A, 0xFF, 0x001F07C0, PPC_FLOAT_FRSQRTES){ .opc1 = 0x3B, .opc2 = 0x1A, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = PPC_FLOAT_FRSQRTES, .type2
= PPC_NONE, .handler = &gen_frsqrtes, }, .oname = "frsqrtes"
, },
9194GEN_HANDLER(fsqrt, 0x3F, 0x16, 0xFF, 0x001F07C0, PPC_FLOAT_FSQRT){ .opc1 = 0x3F, .opc2 = 0x16, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = PPC_FLOAT_FSQRT, .type2 = PPC_NONE
, .handler = &gen_fsqrt, }, .oname = "fsqrt", },
9195GEN_HANDLER(fsqrts, 0x3B, 0x16, 0xFF, 0x001F07C0, PPC_FLOAT_FSQRT){ .opc1 = 0x3B, .opc2 = 0x16, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = PPC_FLOAT_FSQRT, .type2 = PPC_NONE
, .handler = &gen_fsqrts, }, .oname = "fsqrts", },
9196GEN_HANDLER(fcmpo, 0x3F, 0x00, 0x01, 0x00600001, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x00, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00600001, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fcmpo, }, .oname = "fcmpo", },
9197GEN_HANDLER(fcmpu, 0x3F, 0x00, 0x00, 0x00600001, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x00, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00600001, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fcmpu, }, .oname = "fcmpu", },
9198GEN_HANDLER(fabs, 0x3F, 0x08, 0x08, 0x001F0000, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fabs, }, .oname = "fabs", },
9199GEN_HANDLER(fmr, 0x3F, 0x08, 0x02, 0x001F0000, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fmr, }, .oname = "fmr", },
9200GEN_HANDLER(fnabs, 0x3F, 0x08, 0x04, 0x001F0000, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fnabs, }, .oname = "fnabs", },
9201GEN_HANDLER(fneg, 0x3F, 0x08, 0x01, 0x001F0000, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fneg, }, .oname = "fneg", },
9202GEN_HANDLER_E(fcpsgn, 0x3F, 0x08, 0x00, 0x00000000, PPC_NONE, PPC2_ISA205){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_NONE, .type2 = PPC2_ISA205
, .handler = &gen_fcpsgn, }, .oname = "fcpsgn", },
9203GEN_HANDLER(mcrfs, 0x3F, 0x00, 0x02, 0x0063F801, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x00, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x0063F801, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_mcrfs, }, .oname = "mcrfs", },
9204GEN_HANDLER(mffs, 0x3F, 0x07, 0x12, 0x001FF800, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x07, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0x001FF800, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_mffs, }, .oname = "mffs", },
9205GEN_HANDLER(mtfsb0, 0x3F, 0x06, 0x02, 0x001FF800, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x06, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x001FF800, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_mtfsb0, }, .oname = "mtfsb0", },
9206GEN_HANDLER(mtfsb1, 0x3F, 0x06, 0x01, 0x001FF800, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x06, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x001FF800, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_mtfsb1, }, .oname = "mtfsb1", },
9207GEN_HANDLER(mtfsf, 0x3F, 0x07, 0x16, 0x00000000, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x07, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_mtfsf, }, .oname = "mtfsf", },
9208GEN_HANDLER(mtfsfi, 0x3F, 0x06, 0x04, 0x006e0800, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x06, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x006e0800, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_mtfsfi, }, .oname = "mtfsfi", },
9209#if defined(TARGET_PPC64)
9210GEN_HANDLER(ld, 0x3A, 0xFF, 0xFF, 0x00000000, PPC_64B){ .opc1 = 0x3A, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_ld, }, .oname = "ld", },
9211GEN_HANDLER(lq, 0x38, 0xFF, 0xFF, 0x00000000, PPC_64BX){ .opc1 = 0x38, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64BX, .type2 = PPC_NONE
, .handler = &gen_lq, }, .oname = "lq", },
9212GEN_HANDLER(std, 0x3E, 0xFF, 0xFF, 0x00000000, PPC_64B){ .opc1 = 0x3E, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_std, }, .oname = "std", },
9213#endif
9214GEN_HANDLER(lmw, 0x2E, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x2E, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_lmw, }, .oname = "lmw", },
9215GEN_HANDLER(stmw, 0x2F, 0xFF, 0xFF, 0x00000000, PPC_INTEGER){ .opc1 = 0x2F, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_stmw, }, .oname = "stmw", },
9216GEN_HANDLER(lswi, 0x1F, 0x15, 0x12, 0x00000001, PPC_STRING){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_STRING, .type2 = PPC_NONE
, .handler = &gen_lswi, }, .oname = "lswi", },
9217GEN_HANDLER(lswx, 0x1F, 0x15, 0x10, 0x00000001, PPC_STRING){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_STRING, .type2 = PPC_NONE
, .handler = &gen_lswx, }, .oname = "lswx", },
9218GEN_HANDLER(stswi, 0x1F, 0x15, 0x16, 0x00000001, PPC_STRING){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_STRING, .type2 = PPC_NONE
, .handler = &gen_stswi, }, .oname = "stswi", },
9219GEN_HANDLER(stswx, 0x1F, 0x15, 0x14, 0x00000001, PPC_STRING){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_STRING, .type2 = PPC_NONE
, .handler = &gen_stswx, }, .oname = "stswx", },
9220GEN_HANDLER(eieio, 0x1F, 0x16, 0x1A, 0x03FFF801, PPC_MEM_EIEIO){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x1A, .pad = { 0, }, .handler
= { .inval1 = 0x03FFF801, .type = PPC_MEM_EIEIO, .type2 = PPC_NONE
, .handler = &gen_eieio, }, .oname = "eieio", },
9221GEN_HANDLER(isync, 0x13, 0x16, 0x04, 0x03FFF801, PPC_MEM){ .opc1 = 0x13, .opc2 = 0x16, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x03FFF801, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_isync, }, .oname = "isync", },
9222GEN_HANDLER(lwarx, 0x1F, 0x14, 0x00, 0x00000000, PPC_RES){ .opc1 = 0x1F, .opc2 = 0x14, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_lwarx, }, .oname = "lwarx", },
9223GEN_HANDLER2(stwcx_, "stwcx.", 0x1F, 0x16, 0x04, 0x00000000, PPC_RES){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_stwcx_, }, .oname = "stwcx.", },
9224#if defined(TARGET_PPC64)
9225GEN_HANDLER(ldarx, 0x1F, 0x14, 0x02, 0x00000000, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x14, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_ldarx, }, .oname = "ldarx", },
9226GEN_HANDLER2(stdcx_, "stdcx.", 0x1F, 0x16, 0x06, 0x00000000, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_stdcx_, }, .oname = "stdcx.", },
9227#endif
9228GEN_HANDLER(sync, 0x1F, 0x16, 0x12, 0x039FF801, PPC_MEM_SYNC){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0x039FF801, .type = PPC_MEM_SYNC, .type2 = PPC_NONE
, .handler = &gen_sync, }, .oname = "sync", },
9229GEN_HANDLER(wait, 0x1F, 0x1E, 0x01, 0x03FFF801, PPC_WAIT){ .opc1 = 0x1F, .opc2 = 0x1E, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x03FFF801, .type = PPC_WAIT, .type2 = PPC_NONE
, .handler = &gen_wait, }, .oname = "wait", },
9230GEN_HANDLER(b, 0x12, 0xFF, 0xFF, 0x00000000, PPC_FLOW){ .opc1 = 0x12, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_b, }, .oname = "b", },
9231GEN_HANDLER(bc, 0x10, 0xFF, 0xFF, 0x00000000, PPC_FLOW){ .opc1 = 0x10, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_bc, }, .oname = "bc", },
9232GEN_HANDLER(bcctr, 0x13, 0x10, 0x10, 0x00000000, PPC_FLOW){ .opc1 = 0x13, .opc2 = 0x10, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_bcctr, }, .oname = "bcctr", },
9233GEN_HANDLER(bclr, 0x13, 0x10, 0x00, 0x00000000, PPC_FLOW){ .opc1 = 0x13, .opc2 = 0x10, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_bclr, }, .oname = "bclr", },
9234GEN_HANDLER(mcrf, 0x13, 0x00, 0xFF, 0x00000001, PPC_INTEGER){ .opc1 = 0x13, .opc2 = 0x00, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mcrf, }, .oname = "mcrf", },
9235GEN_HANDLER(rfi, 0x13, 0x12, 0x01, 0x03FF8001, PPC_FLOW){ .opc1 = 0x13, .opc2 = 0x12, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x03FF8001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_rfi, }, .oname = "rfi", },
9236#if defined(TARGET_PPC64)
9237GEN_HANDLER(rfid, 0x13, 0x12, 0x00, 0x03FF8001, PPC_64B){ .opc1 = 0x13, .opc2 = 0x12, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x03FF8001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_rfid, }, .oname = "rfid", },
9238GEN_HANDLER(hrfid, 0x13, 0x12, 0x08, 0x03FF8001, PPC_64H){ .opc1 = 0x13, .opc2 = 0x12, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x03FF8001, .type = PPC_64H, .type2 = PPC_NONE
, .handler = &gen_hrfid, }, .oname = "hrfid", },
9239#endif
9240GEN_HANDLER(sc, 0x11, 0xFF, 0xFF, 0x03FFF01D, PPC_FLOW){ .opc1 = 0x11, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x03FFF01D, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_sc, }, .oname = "sc", },
9241GEN_HANDLER(tw, 0x1F, 0x04, 0x00, 0x00000001, PPC_FLOW){ .opc1 = 0x1F, .opc2 = 0x04, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_tw, }, .oname = "tw", },
9242GEN_HANDLER(twi, 0x03, 0xFF, 0xFF, 0x00000000, PPC_FLOW){ .opc1 = 0x03, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_twi, }, .oname = "twi", },
9243#if defined(TARGET_PPC64)
9244GEN_HANDLER(td, 0x1F, 0x04, 0x02, 0x00000001, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x04, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_td, }, .oname = "td", },
9245GEN_HANDLER(tdi, 0x02, 0xFF, 0xFF, 0x00000000, PPC_64B){ .opc1 = 0x02, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_tdi, }, .oname = "tdi", },
9246#endif
9247GEN_HANDLER(mcrxr, 0x1F, 0x00, 0x10, 0x007FF801, PPC_MISC){ .opc1 = 0x1F, .opc2 = 0x00, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x007FF801, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mcrxr, }, .oname = "mcrxr", },
9248GEN_HANDLER(mfcr, 0x1F, 0x13, 0x00, 0x00000801, PPC_MISC){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000801, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mfcr, }, .oname = "mfcr", },
9249GEN_HANDLER(mfmsr, 0x1F, 0x13, 0x02, 0x001FF801, PPC_MISC){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x001FF801, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mfmsr, }, .oname = "mfmsr", },
9250GEN_HANDLER(mfspr, 0x1F, 0x13, 0x0A, 0x00000001, PPC_MISC){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mfspr, }, .oname = "mfspr", },
9251GEN_HANDLER(mftb, 0x1F, 0x13, 0x0B, 0x00000001, PPC_MFTB){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_MFTB, .type2 = PPC_NONE
, .handler = &gen_mftb, }, .oname = "mftb", },
9252GEN_HANDLER(mtcrf, 0x1F, 0x10, 0x04, 0x00000801, PPC_MISC){ .opc1 = 0x1F, .opc2 = 0x10, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000801, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mtcrf, }, .oname = "mtcrf", },
9253#if defined(TARGET_PPC64)
9254GEN_HANDLER(mtmsrd, 0x1F, 0x12, 0x05, 0x001EF801, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x001EF801, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_mtmsrd, }, .oname = "mtmsrd", },
9255#endif
9256GEN_HANDLER(mtmsr, 0x1F, 0x12, 0x04, 0x001FF801, PPC_MISC){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x001FF801, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mtmsr, }, .oname = "mtmsr", },
9257GEN_HANDLER(mtspr, 0x1F, 0x13, 0x0E, 0x00000001, PPC_MISC){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_mtspr, }, .oname = "mtspr", },
9258GEN_HANDLER(dcbf, 0x1F, 0x16, 0x02, 0x03C00001, PPC_CACHE){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x03C00001, .type = PPC_CACHE, .type2 = PPC_NONE
, .handler = &gen_dcbf, }, .oname = "dcbf", },
9259GEN_HANDLER(dcbi, 0x1F, 0x16, 0x0E, 0x03E00001, PPC_CACHE){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x03E00001, .type = PPC_CACHE, .type2 = PPC_NONE
, .handler = &gen_dcbi, }, .oname = "dcbi", },
9260GEN_HANDLER(dcbst, 0x1F, 0x16, 0x01, 0x03E00001, PPC_CACHE){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x03E00001, .type = PPC_CACHE, .type2 = PPC_NONE
, .handler = &gen_dcbst, }, .oname = "dcbst", },
9261GEN_HANDLER(dcbt, 0x1F, 0x16, 0x08, 0x02000001, PPC_CACHE){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x02000001, .type = PPC_CACHE, .type2 = PPC_NONE
, .handler = &gen_dcbt, }, .oname = "dcbt", },
9262GEN_HANDLER(dcbtst, 0x1F, 0x16, 0x07, 0x02000001, PPC_CACHE){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x02000001, .type = PPC_CACHE, .type2 = PPC_NONE
, .handler = &gen_dcbtst, }, .oname = "dcbtst", },
9263GEN_HANDLER(dcbz, 0x1F, 0x16, 0x1F, 0x03C00001, PPC_CACHE_DCBZ){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0x03C00001, .type = PPC_CACHE_DCBZ, .type2 = PPC_NONE
, .handler = &gen_dcbz, }, .oname = "dcbz", },
9264GEN_HANDLER(dst, 0x1F, 0x16, 0x0A, 0x01800001, PPC_ALTIVEC){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x01800001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_dst, }, .oname = "dst", },
9265GEN_HANDLER(dstst, 0x1F, 0x16, 0x0B, 0x02000001, PPC_ALTIVEC){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x02000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_dstst, }, .oname = "dstst", },
9266GEN_HANDLER(dss, 0x1F, 0x16, 0x19, 0x019FF801, PPC_ALTIVEC){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0x019FF801, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_dss, }, .oname = "dss", },
9267GEN_HANDLER(icbi, 0x1F, 0x16, 0x1E, 0x03E00001, PPC_CACHE_ICBI){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x03E00001, .type = PPC_CACHE_ICBI, .type2 = PPC_NONE
, .handler = &gen_icbi, }, .oname = "icbi", },
9268GEN_HANDLER(dcba, 0x1F, 0x16, 0x17, 0x03E00001, PPC_CACHE_DCBA){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x03E00001, .type = PPC_CACHE_DCBA, .type2 = PPC_NONE
, .handler = &gen_dcba, }, .oname = "dcba", },
9269GEN_HANDLER(mfsr, 0x1F, 0x13, 0x12, 0x0010F801, PPC_SEGMENT){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0x0010F801, .type = PPC_SEGMENT, .type2 = PPC_NONE
, .handler = &gen_mfsr, }, .oname = "mfsr", },
9270GEN_HANDLER(mfsrin, 0x1F, 0x13, 0x14, 0x001F0001, PPC_SEGMENT){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x001F0001, .type = PPC_SEGMENT, .type2 = PPC_NONE
, .handler = &gen_mfsrin, }, .oname = "mfsrin", },
9271GEN_HANDLER(mtsr, 0x1F, 0x12, 0x06, 0x0010F801, PPC_SEGMENT){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x0010F801, .type = PPC_SEGMENT, .type2 = PPC_NONE
, .handler = &gen_mtsr, }, .oname = "mtsr", },
9272GEN_HANDLER(mtsrin, 0x1F, 0x12, 0x07, 0x001F0001, PPC_SEGMENT){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x001F0001, .type = PPC_SEGMENT, .type2 = PPC_NONE
, .handler = &gen_mtsrin, }, .oname = "mtsrin", },
9273#if defined(TARGET_PPC64)
9274GEN_HANDLER2(mfsr_64b, "mfsr", 0x1F, 0x13, 0x12, 0x0010F801, PPC_SEGMENT_64B){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0x0010F801, .type = PPC_SEGMENT_64B, .type2 = PPC_NONE
, .handler = &gen_mfsr_64b, }, .oname = "mfsr", },
9275GEN_HANDLER2(mfsrin_64b, "mfsrin", 0x1F, 0x13, 0x14, 0x001F0001,{ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x001F0001, .type = PPC_SEGMENT_64B, .type2 = PPC_NONE
, .handler = &gen_mfsrin_64b, }, .oname = "mfsrin", }
9276 PPC_SEGMENT_64B){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x001F0001, .type = PPC_SEGMENT_64B, .type2 = PPC_NONE
, .handler = &gen_mfsrin_64b, }, .oname = "mfsrin", },
9277GEN_HANDLER2(mtsr_64b, "mtsr", 0x1F, 0x12, 0x06, 0x0010F801, PPC_SEGMENT_64B){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x0010F801, .type = PPC_SEGMENT_64B, .type2 = PPC_NONE
, .handler = &gen_mtsr_64b, }, .oname = "mtsr", },
9278GEN_HANDLER2(mtsrin_64b, "mtsrin", 0x1F, 0x12, 0x07, 0x001F0001,{ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x001F0001, .type = PPC_SEGMENT_64B, .type2 = PPC_NONE
, .handler = &gen_mtsrin_64b, }, .oname = "mtsrin", }
9279 PPC_SEGMENT_64B){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x001F0001, .type = PPC_SEGMENT_64B, .type2 = PPC_NONE
, .handler = &gen_mtsrin_64b, }, .oname = "mtsrin", },
9280GEN_HANDLER2(slbmte, "slbmte", 0x1F, 0x12, 0x0C, 0x001F0001, PPC_SEGMENT_64B){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x001F0001, .type = PPC_SEGMENT_64B, .type2 = PPC_NONE
, .handler = &gen_slbmte, }, .oname = "slbmte", },
9281GEN_HANDLER2(slbmfee, "slbmfee", 0x1F, 0x13, 0x1C, 0x001F0001, PPC_SEGMENT_64B){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x001F0001, .type = PPC_SEGMENT_64B, .type2 = PPC_NONE
, .handler = &gen_slbmfee, }, .oname = "slbmfee", },
9282GEN_HANDLER2(slbmfev, "slbmfev", 0x1F, 0x13, 0x1A, 0x001F0001, PPC_SEGMENT_64B){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x1A, .pad = { 0, }, .handler
= { .inval1 = 0x001F0001, .type = PPC_SEGMENT_64B, .type2 = PPC_NONE
, .handler = &gen_slbmfev, }, .oname = "slbmfev", },
9283#endif
9284GEN_HANDLER(tlbia, 0x1F, 0x12, 0x0B, 0x03FFFC01, PPC_MEM_TLBIA){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x03FFFC01, .type = PPC_MEM_TLBIA, .type2 = PPC_NONE
, .handler = &gen_tlbia, }, .oname = "tlbia", },
9285GEN_HANDLER(tlbiel, 0x1F, 0x12, 0x08, 0x03FF0001, PPC_MEM_TLBIE){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x03FF0001, .type = PPC_MEM_TLBIE, .type2 = PPC_NONE
, .handler = &gen_tlbiel, }, .oname = "tlbiel", },
9286GEN_HANDLER(tlbie, 0x1F, 0x12, 0x09, 0x03FF0001, PPC_MEM_TLBIE){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x09, .pad = { 0, }, .handler
= { .inval1 = 0x03FF0001, .type = PPC_MEM_TLBIE, .type2 = PPC_NONE
, .handler = &gen_tlbie, }, .oname = "tlbie", },
9287GEN_HANDLER(tlbsync, 0x1F, 0x16, 0x11, 0x03FFF801, PPC_MEM_TLBSYNC){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x03FFF801, .type = PPC_MEM_TLBSYNC, .type2 = PPC_NONE
, .handler = &gen_tlbsync, }, .oname = "tlbsync", },
9288#if defined(TARGET_PPC64)
9289GEN_HANDLER(slbia, 0x1F, 0x12, 0x0F, 0x03FFFC01, PPC_SLBI){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x03FFFC01, .type = PPC_SLBI, .type2 = PPC_NONE
, .handler = &gen_slbia, }, .oname = "slbia", },
9290GEN_HANDLER(slbie, 0x1F, 0x12, 0x0D, 0x03FF0001, PPC_SLBI){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x03FF0001, .type = PPC_SLBI, .type2 = PPC_NONE
, .handler = &gen_slbie, }, .oname = "slbie", },
9291#endif
9292GEN_HANDLER(eciwx, 0x1F, 0x16, 0x0D, 0x00000001, PPC_EXTERN){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_EXTERN, .type2 = PPC_NONE
, .handler = &gen_eciwx, }, .oname = "eciwx", },
9293GEN_HANDLER(ecowx, 0x1F, 0x16, 0x09, 0x00000001, PPC_EXTERN){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x09, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_EXTERN, .type2 = PPC_NONE
, .handler = &gen_ecowx, }, .oname = "ecowx", },
9294GEN_HANDLER(abs, 0x1F, 0x08, 0x0B, 0x0000F800, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_abs, }, .oname = "abs", },
9295GEN_HANDLER(abso, 0x1F, 0x08, 0x1B, 0x0000F800, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x1B, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_abso, }, .oname = "abso", },
9296GEN_HANDLER(clcs, 0x1F, 0x10, 0x13, 0x0000F800, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x10, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_clcs, }, .oname = "clcs", },
9297GEN_HANDLER(div, 0x1F, 0x0B, 0x0A, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_div, }, .oname = "div", },
9298GEN_HANDLER(divo, 0x1F, 0x0B, 0x1A, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x1A, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_divo, }, .oname = "divo", },
9299GEN_HANDLER(divs, 0x1F, 0x0B, 0x0B, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_divs, }, .oname = "divs", },
9300GEN_HANDLER(divso, 0x1F, 0x0B, 0x1B, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x1B, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_divso, }, .oname = "divso", },
9301GEN_HANDLER(doz, 0x1F, 0x08, 0x08, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_doz, }, .oname = "doz", },
9302GEN_HANDLER(dozo, 0x1F, 0x08, 0x18, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_dozo, }, .oname = "dozo", },
9303GEN_HANDLER(dozi, 0x09, 0xFF, 0xFF, 0x00000000, PPC_POWER_BR){ .opc1 = 0x09, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_dozi, }, .oname = "dozi", },
9304GEN_HANDLER(lscbx, 0x1F, 0x15, 0x08, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_lscbx, }, .oname = "lscbx", },
9305GEN_HANDLER(maskg, 0x1F, 0x1D, 0x00, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x1D, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_maskg, }, .oname = "maskg", },
9306GEN_HANDLER(maskir, 0x1F, 0x1D, 0x10, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x1D, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_maskir, }, .oname = "maskir", },
9307GEN_HANDLER(mul, 0x1F, 0x0B, 0x03, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_mul, }, .oname = "mul", },
9308GEN_HANDLER(mulo, 0x1F, 0x0B, 0x13, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_mulo, }, .oname = "mulo", },
9309GEN_HANDLER(nabs, 0x1F, 0x08, 0x0F, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_nabs, }, .oname = "nabs", },
9310GEN_HANDLER(nabso, 0x1F, 0x08, 0x1F, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_nabso, }, .oname = "nabso", },
9311GEN_HANDLER(rlmi, 0x16, 0xFF, 0xFF, 0x00000000, PPC_POWER_BR){ .opc1 = 0x16, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_rlmi, }, .oname = "rlmi", },
9312GEN_HANDLER(rrib, 0x1F, 0x19, 0x10, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x19, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_rrib, }, .oname = "rrib", },
9313GEN_HANDLER(sle, 0x1F, 0x19, 0x04, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x19, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_sle, }, .oname = "sle", },
9314GEN_HANDLER(sleq, 0x1F, 0x19, 0x06, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x19, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_sleq, }, .oname = "sleq", },
9315GEN_HANDLER(sliq, 0x1F, 0x18, 0x05, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_sliq, }, .oname = "sliq", },
9316GEN_HANDLER(slliq, 0x1F, 0x18, 0x07, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_slliq, }, .oname = "slliq", },
9317GEN_HANDLER(sllq, 0x1F, 0x18, 0x06, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_sllq, }, .oname = "sllq", },
9318GEN_HANDLER(slq, 0x1F, 0x18, 0x04, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_slq, }, .oname = "slq", },
9319GEN_HANDLER(sraiq, 0x1F, 0x18, 0x1D, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_sraiq, }, .oname = "sraiq", },
9320GEN_HANDLER(sraq, 0x1F, 0x18, 0x1C, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_sraq, }, .oname = "sraq", },
9321GEN_HANDLER(sre, 0x1F, 0x19, 0x14, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x19, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_sre, }, .oname = "sre", },
9322GEN_HANDLER(srea, 0x1F, 0x19, 0x1C, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x19, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_srea, }, .oname = "srea", },
9323GEN_HANDLER(sreq, 0x1F, 0x19, 0x16, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x19, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_sreq, }, .oname = "sreq", },
9324GEN_HANDLER(sriq, 0x1F, 0x18, 0x15, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_sriq, }, .oname = "sriq", },
9325GEN_HANDLER(srliq, 0x1F, 0x18, 0x17, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_srliq, }, .oname = "srliq", },
9326GEN_HANDLER(srlq, 0x1F, 0x18, 0x16, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_srlq, }, .oname = "srlq", },
9327GEN_HANDLER(srq, 0x1F, 0x18, 0x14, 0x00000000, PPC_POWER_BR){ .opc1 = 0x1F, .opc2 = 0x18, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_POWER_BR, .type2 = PPC_NONE
, .handler = &gen_srq, }, .oname = "srq", },
9328GEN_HANDLER(dsa, 0x1F, 0x14, 0x13, 0x03FFF801, PPC_602_SPEC){ .opc1 = 0x1F, .opc2 = 0x14, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x03FFF801, .type = PPC_602_SPEC, .type2 = PPC_NONE
, .handler = &gen_dsa, }, .oname = "dsa", },
9329GEN_HANDLER(esa, 0x1F, 0x14, 0x12, 0x03FFF801, PPC_602_SPEC){ .opc1 = 0x1F, .opc2 = 0x14, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0x03FFF801, .type = PPC_602_SPEC, .type2 = PPC_NONE
, .handler = &gen_esa, }, .oname = "esa", },
9330GEN_HANDLER(mfrom, 0x1F, 0x09, 0x08, 0x03E0F801, PPC_602_SPEC){ .opc1 = 0x1F, .opc2 = 0x09, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x03E0F801, .type = PPC_602_SPEC, .type2 = PPC_NONE
, .handler = &gen_mfrom, }, .oname = "mfrom", },
9331GEN_HANDLER2(tlbld_6xx, "tlbld", 0x1F, 0x12, 0x1E, 0x03FF0001, PPC_6xx_TLB){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x03FF0001, .type = PPC_6xx_TLB, .type2 = PPC_NONE
, .handler = &gen_tlbld_6xx, }, .oname = "tlbld", },
9332GEN_HANDLER2(tlbli_6xx, "tlbli", 0x1F, 0x12, 0x1F, 0x03FF0001, PPC_6xx_TLB){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0x03FF0001, .type = PPC_6xx_TLB, .type2 = PPC_NONE
, .handler = &gen_tlbli_6xx, }, .oname = "tlbli", },
9333GEN_HANDLER2(tlbld_74xx, "tlbld", 0x1F, 0x12, 0x1E, 0x03FF0001, PPC_74xx_TLB){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x03FF0001, .type = PPC_74xx_TLB, .type2 = PPC_NONE
, .handler = &gen_tlbld_74xx, }, .oname = "tlbld", },
9334GEN_HANDLER2(tlbli_74xx, "tlbli", 0x1F, 0x12, 0x1F, 0x03FF0001, PPC_74xx_TLB){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0x03FF0001, .type = PPC_74xx_TLB, .type2 = PPC_NONE
, .handler = &gen_tlbli_74xx, }, .oname = "tlbli", },
9335GEN_HANDLER(clf, 0x1F, 0x16, 0x03, 0x03E00000, PPC_POWER){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x03E00000, .type = PPC_POWER, .type2 = PPC_NONE
, .handler = &gen_clf, }, .oname = "clf", },
9336GEN_HANDLER(cli, 0x1F, 0x16, 0x0F, 0x03E00000, PPC_POWER){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x03E00000, .type = PPC_POWER, .type2 = PPC_NONE
, .handler = &gen_cli, }, .oname = "cli", },
9337GEN_HANDLER(dclst, 0x1F, 0x16, 0x13, 0x03E00000, PPC_POWER){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x03E00000, .type = PPC_POWER, .type2 = PPC_NONE
, .handler = &gen_dclst, }, .oname = "dclst", },
9338GEN_HANDLER(mfsri, 0x1F, 0x13, 0x13, 0x00000001, PPC_POWER){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_POWER, .type2 = PPC_NONE
, .handler = &gen_mfsri, }, .oname = "mfsri", },
9339GEN_HANDLER(rac, 0x1F, 0x12, 0x19, 0x00000001, PPC_POWER){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_POWER, .type2 = PPC_NONE
, .handler = &gen_rac, }, .oname = "rac", },
9340GEN_HANDLER(rfsvc, 0x13, 0x12, 0x02, 0x03FFF0001, PPC_POWER){ .opc1 = 0x13, .opc2 = 0x12, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x03FFF0001, .type = PPC_POWER, .type2 = PPC_NONE
, .handler = &gen_rfsvc, }, .oname = "rfsvc", },
9341GEN_HANDLER(lfq, 0x38, 0xFF, 0xFF, 0x00000003, PPC_POWER2){ .opc1 = 0x38, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000003, .type = PPC_POWER2, .type2 = PPC_NONE
, .handler = &gen_lfq, }, .oname = "lfq", },
9342GEN_HANDLER(lfqu, 0x39, 0xFF, 0xFF, 0x00000003, PPC_POWER2){ .opc1 = 0x39, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000003, .type = PPC_POWER2, .type2 = PPC_NONE
, .handler = &gen_lfqu, }, .oname = "lfqu", },
9343GEN_HANDLER(lfqux, 0x1F, 0x17, 0x19, 0x00000001, PPC_POWER2){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_POWER2, .type2 = PPC_NONE
, .handler = &gen_lfqux, }, .oname = "lfqux", },
9344GEN_HANDLER(lfqx, 0x1F, 0x17, 0x18, 0x00000001, PPC_POWER2){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_POWER2, .type2 = PPC_NONE
, .handler = &gen_lfqx, }, .oname = "lfqx", },
9345GEN_HANDLER(stfq, 0x3C, 0xFF, 0xFF, 0x00000003, PPC_POWER2){ .opc1 = 0x3C, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000003, .type = PPC_POWER2, .type2 = PPC_NONE
, .handler = &gen_stfq, }, .oname = "stfq", },
9346GEN_HANDLER(stfqu, 0x3D, 0xFF, 0xFF, 0x00000003, PPC_POWER2){ .opc1 = 0x3D, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000003, .type = PPC_POWER2, .type2 = PPC_NONE
, .handler = &gen_stfqu, }, .oname = "stfqu", },
9347GEN_HANDLER(stfqux, 0x1F, 0x17, 0x1D, 0x00000001, PPC_POWER2){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_POWER2, .type2 = PPC_NONE
, .handler = &gen_stfqux, }, .oname = "stfqux", },
9348GEN_HANDLER(stfqx, 0x1F, 0x17, 0x1C, 0x00000001, PPC_POWER2){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_POWER2, .type2 = PPC_NONE
, .handler = &gen_stfqx, }, .oname = "stfqx", },
9349GEN_HANDLER(mfapidi, 0x1F, 0x13, 0x08, 0x0000F801, PPC_MFAPIDI){ .opc1 = 0x1F, .opc2 = 0x13, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x0000F801, .type = PPC_MFAPIDI, .type2 = PPC_NONE
, .handler = &gen_mfapidi, }, .oname = "mfapidi", },
9350GEN_HANDLER(tlbiva, 0x1F, 0x12, 0x18, 0x03FFF801, PPC_TLBIVA){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x03FFF801, .type = PPC_TLBIVA, .type2 = PPC_NONE
, .handler = &gen_tlbiva, }, .oname = "tlbiva", },
9351GEN_HANDLER(mfdcr, 0x1F, 0x03, 0x0A, 0x00000001, PPC_DCR){ .opc1 = 0x1F, .opc2 = 0x03, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_DCR, .type2 = PPC_NONE
, .handler = &gen_mfdcr, }, .oname = "mfdcr", },
9352GEN_HANDLER(mtdcr, 0x1F, 0x03, 0x0E, 0x00000001, PPC_DCR){ .opc1 = 0x1F, .opc2 = 0x03, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_DCR, .type2 = PPC_NONE
, .handler = &gen_mtdcr, }, .oname = "mtdcr", },
9353GEN_HANDLER(mfdcrx, 0x1F, 0x03, 0x08, 0x00000000, PPC_DCRX){ .opc1 = 0x1F, .opc2 = 0x03, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_DCRX, .type2 = PPC_NONE
, .handler = &gen_mfdcrx, }, .oname = "mfdcrx", },
9354GEN_HANDLER(mtdcrx, 0x1F, 0x03, 0x0C, 0x00000000, PPC_DCRX){ .opc1 = 0x1F, .opc2 = 0x03, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_DCRX, .type2 = PPC_NONE
, .handler = &gen_mtdcrx, }, .oname = "mtdcrx", },
9355GEN_HANDLER(mfdcrux, 0x1F, 0x03, 0x09, 0x00000000, PPC_DCRUX){ .opc1 = 0x1F, .opc2 = 0x03, .opc3 = 0x09, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_DCRUX, .type2 = PPC_NONE
, .handler = &gen_mfdcrux, }, .oname = "mfdcrux", },
9356GEN_HANDLER(mtdcrux, 0x1F, 0x03, 0x0D, 0x00000000, PPC_DCRUX){ .opc1 = 0x1F, .opc2 = 0x03, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_DCRUX, .type2 = PPC_NONE
, .handler = &gen_mtdcrux, }, .oname = "mtdcrux", },
9357GEN_HANDLER(dccci, 0x1F, 0x06, 0x0E, 0x03E00001, PPC_4xx_COMMON){ .opc1 = 0x1F, .opc2 = 0x06, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x03E00001, .type = PPC_4xx_COMMON, .type2 = PPC_NONE
, .handler = &gen_dccci, }, .oname = "dccci", },
9358GEN_HANDLER(dcread, 0x1F, 0x06, 0x0F, 0x00000001, PPC_4xx_COMMON){ .opc1 = 0x1F, .opc2 = 0x06, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_4xx_COMMON, .type2 = PPC_NONE
, .handler = &gen_dcread, }, .oname = "dcread", },
9359GEN_HANDLER2(icbt_40x, "icbt", 0x1F, 0x06, 0x08, 0x03E00001, PPC_40x_ICBT){ .opc1 = 0x1F, .opc2 = 0x06, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x03E00001, .type = PPC_40x_ICBT, .type2 = PPC_NONE
, .handler = &gen_icbt_40x, }, .oname = "icbt", },
9360GEN_HANDLER(iccci, 0x1F, 0x06, 0x1E, 0x00000001, PPC_4xx_COMMON){ .opc1 = 0x1F, .opc2 = 0x06, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_4xx_COMMON, .type2 = PPC_NONE
, .handler = &gen_iccci, }, .oname = "iccci", },
9361GEN_HANDLER(icread, 0x1F, 0x06, 0x1F, 0x03E00001, PPC_4xx_COMMON){ .opc1 = 0x1F, .opc2 = 0x06, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0x03E00001, .type = PPC_4xx_COMMON, .type2 = PPC_NONE
, .handler = &gen_icread, }, .oname = "icread", },
9362GEN_HANDLER2(rfci_40x, "rfci", 0x13, 0x13, 0x01, 0x03FF8001, PPC_40x_EXCP){ .opc1 = 0x13, .opc2 = 0x13, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x03FF8001, .type = PPC_40x_EXCP, .type2 = PPC_NONE
, .handler = &gen_rfci_40x, }, .oname = "rfci", },
9363GEN_HANDLER_E(rfci, 0x13, 0x13, 0x01, 0x03FF8001, PPC_BOOKE, PPC2_BOOKE206){ .opc1 = 0x13, .opc2 = 0x13, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x03FF8001, .type = PPC_BOOKE, .type2 = PPC2_BOOKE206
, .handler = &gen_rfci, }, .oname = "rfci", },
9364GEN_HANDLER(rfdi, 0x13, 0x07, 0x01, 0x03FF8001, PPC_RFDI){ .opc1 = 0x13, .opc2 = 0x07, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x03FF8001, .type = PPC_RFDI, .type2 = PPC_NONE
, .handler = &gen_rfdi, }, .oname = "rfdi", },
9365GEN_HANDLER(rfmci, 0x13, 0x06, 0x01, 0x03FF8001, PPC_RFMCI){ .opc1 = 0x13, .opc2 = 0x06, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x03FF8001, .type = PPC_RFMCI, .type2 = PPC_NONE
, .handler = &gen_rfmci, }, .oname = "rfmci", },
9366GEN_HANDLER2(tlbre_40x, "tlbre", 0x1F, 0x12, 0x1D, 0x00000001, PPC_40x_TLB){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_40x_TLB, .type2 = PPC_NONE
, .handler = &gen_tlbre_40x, }, .oname = "tlbre", },
9367GEN_HANDLER2(tlbsx_40x, "tlbsx", 0x1F, 0x12, 0x1C, 0x00000000, PPC_40x_TLB){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_40x_TLB, .type2 = PPC_NONE
, .handler = &gen_tlbsx_40x, }, .oname = "tlbsx", },
9368GEN_HANDLER2(tlbwe_40x, "tlbwe", 0x1F, 0x12, 0x1E, 0x00000001, PPC_40x_TLB){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_40x_TLB, .type2 = PPC_NONE
, .handler = &gen_tlbwe_40x, }, .oname = "tlbwe", },
9369GEN_HANDLER2(tlbre_440, "tlbre", 0x1F, 0x12, 0x1D, 0x00000001, PPC_BOOKE){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_BOOKE, .type2 = PPC_NONE
, .handler = &gen_tlbre_440, }, .oname = "tlbre", },
9370GEN_HANDLER2(tlbsx_440, "tlbsx", 0x1F, 0x12, 0x1C, 0x00000000, PPC_BOOKE){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_BOOKE, .type2 = PPC_NONE
, .handler = &gen_tlbsx_440, }, .oname = "tlbsx", },
9371GEN_HANDLER2(tlbwe_440, "tlbwe", 0x1F, 0x12, 0x1E, 0x00000001, PPC_BOOKE){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_BOOKE, .type2 = PPC_NONE
, .handler = &gen_tlbwe_440, }, .oname = "tlbwe", },
9372GEN_HANDLER2_E(tlbre_booke206, "tlbre", 0x1F, 0x12, 0x1D, 0x00000001,{ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_BOOKE206
, .handler = &gen_tlbre_booke206, }, .oname = "tlbre", }
9373 PPC_NONE, PPC2_BOOKE206){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_BOOKE206
, .handler = &gen_tlbre_booke206, }, .oname = "tlbre", },
9374GEN_HANDLER2_E(tlbsx_booke206, "tlbsx", 0x1F, 0x12, 0x1C, 0x00000000,{ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_NONE, .type2 = PPC2_BOOKE206
, .handler = &gen_tlbsx_booke206, }, .oname = "tlbsx", }
9375 PPC_NONE, PPC2_BOOKE206){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_NONE, .type2 = PPC2_BOOKE206
, .handler = &gen_tlbsx_booke206, }, .oname = "tlbsx", },
9376GEN_HANDLER2_E(tlbwe_booke206, "tlbwe", 0x1F, 0x12, 0x1E, 0x00000001,{ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_BOOKE206
, .handler = &gen_tlbwe_booke206, }, .oname = "tlbwe", }
9377 PPC_NONE, PPC2_BOOKE206){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_BOOKE206
, .handler = &gen_tlbwe_booke206, }, .oname = "tlbwe", },
9378GEN_HANDLER2_E(tlbivax_booke206, "tlbivax", 0x1F, 0x12, 0x18, 0x00000001,{ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_BOOKE206
, .handler = &gen_tlbivax_booke206, }, .oname = "tlbivax"
, }
9379 PPC_NONE, PPC2_BOOKE206){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_BOOKE206
, .handler = &gen_tlbivax_booke206, }, .oname = "tlbivax"
, },
9380GEN_HANDLER2_E(tlbilx_booke206, "tlbilx", 0x1F, 0x12, 0x00, 0x03800001,{ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x03800001, .type = PPC_NONE, .type2 = PPC2_BOOKE206
, .handler = &gen_tlbilx_booke206, }, .oname = "tlbilx", }
9381 PPC_NONE, PPC2_BOOKE206){ .opc1 = 0x1F, .opc2 = 0x12, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x03800001, .type = PPC_NONE, .type2 = PPC2_BOOKE206
, .handler = &gen_tlbilx_booke206, }, .oname = "tlbilx", },
9382GEN_HANDLER2_E(msgsnd, "msgsnd", 0x1F, 0x0E, 0x06, 0x03ff0001,{ .opc1 = 0x1F, .opc2 = 0x0E, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x03ff0001, .type = PPC_NONE, .type2 = PPC2_PRCNTL
, .handler = &gen_msgsnd, }, .oname = "msgsnd", }
9383 PPC_NONE, PPC2_PRCNTL){ .opc1 = 0x1F, .opc2 = 0x0E, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x03ff0001, .type = PPC_NONE, .type2 = PPC2_PRCNTL
, .handler = &gen_msgsnd, }, .oname = "msgsnd", },
9384GEN_HANDLER2_E(msgclr, "msgclr", 0x1F, 0x0E, 0x07, 0x03ff0001,{ .opc1 = 0x1F, .opc2 = 0x0E, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x03ff0001, .type = PPC_NONE, .type2 = PPC2_PRCNTL
, .handler = &gen_msgclr, }, .oname = "msgclr", }
9385 PPC_NONE, PPC2_PRCNTL){ .opc1 = 0x1F, .opc2 = 0x0E, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x03ff0001, .type = PPC_NONE, .type2 = PPC2_PRCNTL
, .handler = &gen_msgclr, }, .oname = "msgclr", },
9386GEN_HANDLER(wrtee, 0x1F, 0x03, 0x04, 0x000FFC01, PPC_WRTEE){ .opc1 = 0x1F, .opc2 = 0x03, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x000FFC01, .type = PPC_WRTEE, .type2 = PPC_NONE
, .handler = &gen_wrtee, }, .oname = "wrtee", },
9387GEN_HANDLER(wrteei, 0x1F, 0x03, 0x05, 0x000E7C01, PPC_WRTEE){ .opc1 = 0x1F, .opc2 = 0x03, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x000E7C01, .type = PPC_WRTEE, .type2 = PPC_NONE
, .handler = &gen_wrteei, }, .oname = "wrteei", },
9388GEN_HANDLER(dlmzb, 0x1F, 0x0E, 0x02, 0x00000000, PPC_440_SPEC){ .opc1 = 0x1F, .opc2 = 0x0E, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_440_SPEC, .type2 = PPC_NONE
, .handler = &gen_dlmzb, }, .oname = "dlmzb", },
9389GEN_HANDLER_E(mbar, 0x1F, 0x16, 0x1a, 0x001FF801,{ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x1a, .pad = { 0, }, .handler
= { .inval1 = 0x001FF801, .type = PPC_BOOKE, .type2 = PPC2_BOOKE206
, .handler = &gen_mbar, }, .oname = "mbar", }
9390 PPC_BOOKE, PPC2_BOOKE206){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x1a, .pad = { 0, }, .handler
= { .inval1 = 0x001FF801, .type = PPC_BOOKE, .type2 = PPC2_BOOKE206
, .handler = &gen_mbar, }, .oname = "mbar", },
9391GEN_HANDLER(msync_4xx, 0x1F, 0x16, 0x12, 0x03FFF801, PPC_BOOKE){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0x03FFF801, .type = PPC_BOOKE, .type2 = PPC_NONE
, .handler = &gen_msync_4xx, }, .oname = "msync_4xx", },
9392GEN_HANDLER2_E(icbt_440, "icbt", 0x1F, 0x16, 0x00, 0x03E00001,{ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x03E00001, .type = PPC_BOOKE, .type2 = PPC2_BOOKE206
, .handler = &gen_icbt_440, }, .oname = "icbt", }
9393 PPC_BOOKE, PPC2_BOOKE206){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x03E00001, .type = PPC_BOOKE, .type2 = PPC2_BOOKE206
, .handler = &gen_icbt_440, }, .oname = "icbt", },
9394GEN_HANDLER(lvsl, 0x1f, 0x06, 0x00, 0x00000001, PPC_ALTIVEC){ .opc1 = 0x1f, .opc2 = 0x06, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvsl, }, .oname = "lvsl", },
9395GEN_HANDLER(lvsr, 0x1f, 0x06, 0x01, 0x00000001, PPC_ALTIVEC){ .opc1 = 0x1f, .opc2 = 0x06, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvsr, }, .oname = "lvsr", },
9396GEN_HANDLER(mfvscr, 0x04, 0x2, 0x18, 0x001ff800, PPC_ALTIVEC){ .opc1 = 0x04, .opc2 = 0x2, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x001ff800, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_mfvscr, }, .oname = "mfvscr", },
9397GEN_HANDLER(mtvscr, 0x04, 0x2, 0x19, 0x03ff0000, PPC_ALTIVEC){ .opc1 = 0x04, .opc2 = 0x2, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0x03ff0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_mtvscr, }, .oname = "mtvscr", },
9398GEN_HANDLER(vsldoi, 0x04, 0x16, 0xFF, 0x00000400, PPC_ALTIVEC){ .opc1 = 0x04, .opc2 = 0x16, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000400, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsldoi, }, .oname = "vsldoi", },
9399GEN_HANDLER(vmladduhm, 0x04, 0x11, 0xFF, 0x00000000, PPC_ALTIVEC){ .opc1 = 0x04, .opc2 = 0x11, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmladduhm, }, .oname = "vmladduhm", },
9400GEN_HANDLER2(evsel0, "evsel", 0x04, 0x1c, 0x09, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x1c, .opc3 = 0x09, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evsel0, }, .oname = "evsel", },
9401GEN_HANDLER2(evsel1, "evsel", 0x04, 0x1d, 0x09, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x1d, .opc3 = 0x09, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evsel1, }, .oname = "evsel", },
9402GEN_HANDLER2(evsel2, "evsel", 0x04, 0x1e, 0x09, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x1e, .opc3 = 0x09, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evsel2, }, .oname = "evsel", },
9403GEN_HANDLER2(evsel3, "evsel", 0x04, 0x1f, 0x09, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x1f, .opc3 = 0x09, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evsel3, }, .oname = "evsel", },
9404
9405#undef GEN_INT_ARITH_ADD
9406#undef GEN_INT_ARITH_ADD_CONST
9407#define GEN_INT_ARITH_ADD(name, opc3, add_ca, compute_ca, compute_ov){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \{ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9408GEN_HANDLER(name, 0x1F, 0x0A, opc3, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
9409#define GEN_INT_ARITH_ADD_CONST(name, opc3, const_val, \{ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
9410 add_ca, compute_ca, compute_ov){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \{ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9411GEN_HANDLER(name, 0x1F, 0x0A, opc3, 0x0000F800, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
9412GEN_INT_ARITH_ADD(add, 0x08, 0, 0, 0){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_add, }, .oname = "add", },
9413GEN_INT_ARITH_ADD(addo, 0x18, 0, 0, 1){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addo, }, .oname = "addo", },
9414GEN_INT_ARITH_ADD(addc, 0x00, 0, 1, 0){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addc, }, .oname = "addc", },
9415GEN_INT_ARITH_ADD(addco, 0x10, 0, 1, 1){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addco, }, .oname = "addco", },
9416GEN_INT_ARITH_ADD(adde, 0x04, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_adde, }, .oname = "adde", },
9417GEN_INT_ARITH_ADD(addeo, 0x14, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addeo, }, .oname = "addeo", },
9418GEN_INT_ARITH_ADD_CONST(addme, 0x07, -1LL, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addme, }, .oname = "addme", },
9419GEN_INT_ARITH_ADD_CONST(addmeo, 0x17, -1LL, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addmeo, }, .oname = "addmeo", },
9420GEN_INT_ARITH_ADD_CONST(addze, 0x06, 0, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addze, }, .oname = "addze", },
9421GEN_INT_ARITH_ADD_CONST(addzeo, 0x16, 0, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x0A, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_addzeo, }, .oname = "addzeo", },
9422
9423#undef GEN_INT_ARITH_DIVW
9424#define GEN_INT_ARITH_DIVW(name, opc3, sign, compute_ov){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \{ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9425GEN_HANDLER(name, 0x1F, 0x0B, opc3, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9426GEN_INT_ARITH_DIVW(divwu, 0x0E, 0, 0){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_divwu, }, .oname = "divwu", },
9427GEN_INT_ARITH_DIVW(divwuo, 0x1E, 0, 1){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_divwuo, }, .oname = "divwuo", },
9428GEN_INT_ARITH_DIVW(divw, 0x0F, 1, 0){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_divw, }, .oname = "divw", },
9429GEN_INT_ARITH_DIVW(divwo, 0x1F, 1, 1){ .opc1 = 0x1F, .opc2 = 0x0B, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_divwo, }, .oname = "divwo", },
9430
9431#if defined(TARGET_PPC64)
9432#undef GEN_INT_ARITH_DIVD
9433#define GEN_INT_ARITH_DIVD(name, opc3, sign, compute_ov) \{ .opc1 = 0x1F, .opc2 = 0x09, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9434GEN_HANDLER(name, 0x1F, 0x09, opc3, 0x00000000, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x09, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9435GEN_INT_ARITH_DIVD(divdu, 0x0E, 0, 0),
9436GEN_INT_ARITH_DIVD(divduo, 0x1E, 0, 1),
9437GEN_INT_ARITH_DIVD(divd, 0x0F, 1, 0),
9438GEN_INT_ARITH_DIVD(divdo, 0x1F, 1, 1),
9439
9440#undef GEN_INT_ARITH_MUL_HELPER
9441#define GEN_INT_ARITH_MUL_HELPER(name, opc3) \{ .opc1 = 0x1F, .opc2 = 0x09, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9442GEN_HANDLER(name, 0x1F, 0x09, opc3, 0x00000000, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x09, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9443GEN_INT_ARITH_MUL_HELPER(mulhdu, 0x00),
9444GEN_INT_ARITH_MUL_HELPER(mulhd, 0x02),
9445GEN_INT_ARITH_MUL_HELPER(mulldo, 0x17),
9446#endif
9447
9448#undef GEN_INT_ARITH_SUBF
9449#undef GEN_INT_ARITH_SUBF_CONST
9450#define GEN_INT_ARITH_SUBF(name, opc3, add_ca, compute_ca, compute_ov){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \{ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9451GEN_HANDLER(name, 0x1F, 0x08, opc3, 0x00000000, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
9452#define GEN_INT_ARITH_SUBF_CONST(name, opc3, const_val, \{ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
9453 add_ca, compute_ca, compute_ov){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \{ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9454GEN_HANDLER(name, 0x1F, 0x08, opc3, 0x0000F800, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
9455GEN_INT_ARITH_SUBF(subf, 0x01, 0, 0, 0){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subf, }, .oname = "subf", },
9456GEN_INT_ARITH_SUBF(subfo, 0x11, 0, 0, 1){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfo, }, .oname = "subfo", },
9457GEN_INT_ARITH_SUBF(subfc, 0x00, 0, 1, 0){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfc, }, .oname = "subfc", },
9458GEN_INT_ARITH_SUBF(subfco, 0x10, 0, 1, 1){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfco, }, .oname = "subfco", },
9459GEN_INT_ARITH_SUBF(subfe, 0x04, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfe, }, .oname = "subfe", },
9460GEN_INT_ARITH_SUBF(subfeo, 0x14, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfeo, }, .oname = "subfeo", },
9461GEN_INT_ARITH_SUBF_CONST(subfme, 0x07, -1LL, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfme, }, .oname = "subfme", },
9462GEN_INT_ARITH_SUBF_CONST(subfmeo, 0x17, -1LL, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfmeo, }, .oname = "subfmeo", },
9463GEN_INT_ARITH_SUBF_CONST(subfze, 0x06, 0, 1, 1, 0){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfze, }, .oname = "subfze", },
9464GEN_INT_ARITH_SUBF_CONST(subfzeo, 0x16, 0, 1, 1, 1){ .opc1 = 0x1F, .opc2 = 0x08, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_subfzeo, }, .oname = "subfzeo", },
9465
9466#undef GEN_LOGICAL1
9467#undef GEN_LOGICAL2
9468#define GEN_LOGICAL2(name, tcg_op, opc, type){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", } \{ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }
9469GEN_HANDLER(name, 0x1F, 0x1C, opc, 0x00000000, type){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }
9470#define GEN_LOGICAL1(name, tcg_op, opc, type){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", } \{ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }
9471GEN_HANDLER(name, 0x1F, 0x1A, opc, 0x00000000, type){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }
9472GEN_LOGICAL2(and, tcg_gen_and_tl, 0x00, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_and, }, .oname = "and", },
9473GEN_LOGICAL2(andc, tcg_gen_andc_tl, 0x01, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_andc, }, .oname = "andc", },
9474GEN_LOGICAL2(eqv, tcg_gen_eqv_tl, 0x08, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_eqv, }, .oname = "eqv", },
9475GEN_LOGICAL1(extsb, tcg_gen_ext8s_tl, 0x1D, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_extsb, }, .oname = "extsb", },
9476GEN_LOGICAL1(extsh, tcg_gen_ext16s_tl, 0x1C, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_extsh, }, .oname = "extsh", },
9477GEN_LOGICAL2(nand, tcg_gen_nand_tl, 0x0E, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_nand, }, .oname = "nand", },
9478GEN_LOGICAL2(nor, tcg_gen_nor_tl, 0x03, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_nor, }, .oname = "nor", },
9479GEN_LOGICAL2(orc, tcg_gen_orc_tl, 0x0C, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x1C, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_orc, }, .oname = "orc", },
9480#if defined(TARGET_PPC64)
9481GEN_LOGICAL1(extsw, tcg_gen_ext32s_tl, 0x1E, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x1A, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_extsw, }, .oname = "extsw", },
9482#endif
9483
9484#if defined(TARGET_PPC64)
9485#undef GEN_PPC64_R2
9486#undef GEN_PPC64_R4
9487#define GEN_PPC64_R2(name, opc1, opc2) \{ .opc1 = opc1, .opc2 = opc2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_name##0, }, .oname = "name", }
9488GEN_HANDLER2(name##0, stringify(name), opc1, opc2, 0xFF, 0x00000000, PPC_64B){ .opc1 = opc1, .opc2 = opc2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_name##0, }, .oname = "name", },\{ .opc1 = opc1, .opc2 = opc2 | 0x10, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##1, }, .oname = "name",
}
9489GEN_HANDLER2(name##1, stringify(name), opc1, opc2 | 0x10, 0xFF, 0x00000000, \{ .opc1 = opc1, .opc2 = opc2 | 0x10, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##1, }, .oname = "name",
}
9490 PPC_64B){ .opc1 = opc1, .opc2 = opc2 | 0x10, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##1, }, .oname = "name",
}
9491#define GEN_PPC64_R4(name, opc1, opc2) \{ .opc1 = opc1, .opc2 = opc2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_name##0, }, .oname = "name", }
9492GEN_HANDLER2(name##0, stringify(name), opc1, opc2, 0xFF, 0x00000000, PPC_64B){ .opc1 = opc1, .opc2 = opc2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_name##0, }, .oname = "name", },\{ .opc1 = opc1, .opc2 = opc2 | 0x01, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##1, }, .oname = "name",
}
9493GEN_HANDLER2(name##1, stringify(name), opc1, opc2 | 0x01, 0xFF, 0x00000000, \{ .opc1 = opc1, .opc2 = opc2 | 0x01, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##1, }, .oname = "name",
}
9494 PPC_64B){ .opc1 = opc1, .opc2 = opc2 | 0x01, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##1, }, .oname = "name",
}, \{ .opc1 = opc1, .opc2 = opc2 | 0x10, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##2, }, .oname = "name",
}
9495GEN_HANDLER2(name##2, stringify(name), opc1, opc2 | 0x10, 0xFF, 0x00000000, \{ .opc1 = opc1, .opc2 = opc2 | 0x10, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##2, }, .oname = "name",
}
9496 PPC_64B){ .opc1 = opc1, .opc2 = opc2 | 0x10, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##2, }, .oname = "name",
}, \{ .opc1 = opc1, .opc2 = opc2 | 0x11, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##3, }, .oname = "name",
}
9497GEN_HANDLER2(name##3, stringify(name), opc1, opc2 | 0x11, 0xFF, 0x00000000, \{ .opc1 = opc1, .opc2 = opc2 | 0x11, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##3, }, .oname = "name",
}
9498 PPC_64B){ .opc1 = opc1, .opc2 = opc2 | 0x11, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_64B, .type2
= PPC_NONE, .handler = &gen_name##3, }, .oname = "name",
}
9499GEN_PPC64_R4(rldicl, 0x1E, 0x00),
9500GEN_PPC64_R4(rldicr, 0x1E, 0x02),
9501GEN_PPC64_R4(rldic, 0x1E, 0x04),
9502GEN_PPC64_R2(rldcl, 0x1E, 0x08),
9503GEN_PPC64_R2(rldcr, 0x1E, 0x09),
9504GEN_PPC64_R4(rldimi, 0x1E, 0x06),
9505#endif
9506
9507#undef _GEN_FLOAT_ACB
9508#undef GEN_FLOAT_ACB
9509#undef _GEN_FLOAT_AB
9510#undef GEN_FLOAT_AB
9511#undef _GEN_FLOAT_AC
9512#undef GEN_FLOAT_AC
9513#undef GEN_FLOAT_B
9514#undef GEN_FLOAT_BS
9515#define _GEN_FLOAT_ACB(name, op, op1, op2, isfloat, set_fprf, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", } \{ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_f##name, }, .oname = "f##name", }
9516GEN_HANDLER(f##name, op1, op2, 0xFF, 0x00000000, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_f##name, }, .oname = "f##name", }
9517#define GEN_FLOAT_ACB(name, op2, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", }, { .opc1 = 0x3B
, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1
= 0x00000000, .type = type, .type2 = PPC_NONE, .handler = &
gen_fnames, }, .oname = "fnames", } \{ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", }
9518_GEN_FLOAT_ACB(name, name, 0x3F, op2, 0, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", }, \{ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname##s, }, .oname = "fname##s", }
9519_GEN_FLOAT_ACB(name##s, name, 0x3B, op2, 1, set_fprf, type){ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname##s, }, .oname = "fname##s", }
9520#define _GEN_FLOAT_AB(name, op, op1, op2, inval, isfloat, set_fprf, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", } \{ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_f##name, }, .oname = "f##name", }
9521GEN_HANDLER(f##name, op1, op2, 0xFF, inval, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_f##name, }, .oname = "f##name", }
9522#define GEN_FLOAT_AB(name, op2, inval, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }, { .opc1 = 0x3B, .opc2
= op2, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1 = inval
, .type = type, .type2 = PPC_NONE, .handler = &gen_fnames
, }, .oname = "fnames", } \{ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }
9523_GEN_FLOAT_AB(name, name, 0x3F, op2, inval, 0, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }, \{ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname##s, }, .oname = "fname##s", }
9524_GEN_FLOAT_AB(name##s, name, 0x3B, op2, inval, 1, set_fprf, type){ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname##s, }, .oname = "fname##s", }
9525#define _GEN_FLOAT_AC(name, op, op1, op2, inval, isfloat, set_fprf, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", } \{ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_f##name, }, .oname = "f##name", }
9526GEN_HANDLER(f##name, op1, op2, 0xFF, inval, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_f##name, }, .oname = "f##name", }
9527#define GEN_FLOAT_AC(name, op2, inval, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }, { .opc1 = 0x3B, .opc2
= op2, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1 = inval
, .type = type, .type2 = PPC_NONE, .handler = &gen_fnames
, }, .oname = "fnames", } \{ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }
9528_GEN_FLOAT_AC(name, name, 0x3F, op2, inval, 0, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname, }, .oname = "fname", }, \{ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname##s, }, .oname = "fname##s", }
9529_GEN_FLOAT_AC(name##s, name, 0x3B, op2, inval, 1, set_fprf, type){ .opc1 = 0x3B, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = inval, .type = type, .type2 = PPC_NONE, .handler
= &gen_fname##s, }, .oname = "fname##s", }
9530#define GEN_FLOAT_B(name, op2, op3, set_fprf, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = op3, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", } \{ .opc1 = 0x3F, .opc2 = op2, .opc3 = op3, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = type, .type2 = PPC_NONE, .
handler = &gen_f##name, }, .oname = "f##name", }
9531GEN_HANDLER(f##name, 0x3F, op2, op3, 0x001F0000, type){ .opc1 = 0x3F, .opc2 = op2, .opc3 = op3, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = type, .type2 = PPC_NONE, .
handler = &gen_f##name, }, .oname = "f##name", }
9532#define GEN_FLOAT_BS(name, op1, op2, set_fprf, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = type, .type2 = PPC_NONE, .
handler = &gen_fname, }, .oname = "fname", } \{ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = type, .type2 = PPC_NONE, .
handler = &gen_f##name, }, .oname = "f##name", }
9533GEN_HANDLER(f##name, op1, op2, 0xFF, 0x001F07C0, type){ .opc1 = op1, .opc2 = op2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = type, .type2 = PPC_NONE, .
handler = &gen_f##name, }, .oname = "f##name", }
9534
9535GEN_FLOAT_AB(add, 0x15, 0x000007C0, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x15, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fadd, }, .oname = "fadd", }, { .opc1 = 0x3B
, .opc2 = 0x15, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1
= 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE, .handler
= &gen_fadds, }, .oname = "fadds", },
9536GEN_FLOAT_AB(div, 0x12, 0x000007C0, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x12, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fdiv, }, .oname = "fdiv", }, { .opc1 = 0x3B
, .opc2 = 0x12, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1
= 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE, .handler
= &gen_fdivs, }, .oname = "fdivs", },
9537GEN_FLOAT_AC(mul, 0x19, 0x0000F800, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x19, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fmul, }, .oname = "fmul", }, { .opc1 = 0x3B
, .opc2 = 0x19, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1
= 0x0000F800, .type = PPC_FLOAT, .type2 = PPC_NONE, .handler
= &gen_fmuls, }, .oname = "fmuls", },
9538GEN_FLOAT_BS(re, 0x3F, 0x18, 1, PPC_FLOAT_EXT){ .opc1 = 0x3F, .opc2 = 0x18, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = PPC_FLOAT_EXT, .type2 = PPC_NONE
, .handler = &gen_fre, }, .oname = "fre", },
9539GEN_FLOAT_BS(res, 0x3B, 0x18, 1, PPC_FLOAT_FRES){ .opc1 = 0x3B, .opc2 = 0x18, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = PPC_FLOAT_FRES, .type2 = PPC_NONE
, .handler = &gen_fres, }, .oname = "fres", },
9540GEN_FLOAT_BS(rsqrte, 0x3F, 0x1A, 1, PPC_FLOAT_FRSQRTE){ .opc1 = 0x3F, .opc2 = 0x1A, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x001F07C0, .type = PPC_FLOAT_FRSQRTE, .type2 =
PPC_NONE, .handler = &gen_frsqrte, }, .oname = "frsqrte"
, },
9541_GEN_FLOAT_ACB(sel, sel, 0x3F, 0x17, 0, 0, PPC_FLOAT_FSEL){ .opc1 = 0x3F, .opc2 = 0x17, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_FLOAT_FSEL, .type2 = PPC_NONE
, .handler = &gen_fsel, }, .oname = "fsel", },
9542GEN_FLOAT_AB(sub, 0x14, 0x000007C0, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x14, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fsub, }, .oname = "fsub", }, { .opc1 = 0x3B
, .opc2 = 0x14, .opc3 = 0xFF, .pad = { 0, }, .handler = { .inval1
= 0x000007C0, .type = PPC_FLOAT, .type2 = PPC_NONE, .handler
= &gen_fsubs, }, .oname = "fsubs", },
9543GEN_FLOAT_ACB(madd, 0x1D, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x1D, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fmadd, }, .oname = "fmadd", }, { .opc1 =
0x3B, .opc2 = 0x1D, .opc3 = 0xFF, .pad = { 0, }, .handler = {
.inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE, .
handler = &gen_fmadds, }, .oname = "fmadds", },
9544GEN_FLOAT_ACB(msub, 0x1C, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x1C, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fmsub, }, .oname = "fmsub", }, { .opc1 =
0x3B, .opc2 = 0x1C, .opc3 = 0xFF, .pad = { 0, }, .handler = {
.inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE, .
handler = &gen_fmsubs, }, .oname = "fmsubs", },
9545GEN_FLOAT_ACB(nmadd, 0x1F, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x1F, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fnmadd, }, .oname = "fnmadd", }, { .opc1
= 0x3B, .opc2 = 0x1F, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fnmadds, }, .oname = "fnmadds", },
9546GEN_FLOAT_ACB(nmsub, 0x1E, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x1E, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fnmsub, }, .oname = "fnmsub", }, { .opc1
= 0x3B, .opc2 = 0x1E, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fnmsubs, }, .oname = "fnmsubs", },
9547GEN_FLOAT_B(ctiw, 0x0E, 0x00, 0, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x0E, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fctiw, }, .oname = "fctiw", },
9548GEN_FLOAT_B(ctiwz, 0x0F, 0x00, 0, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x0F, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_fctiwz, }, .oname = "fctiwz", },
9549GEN_FLOAT_B(rsp, 0x0C, 0x00, 1, PPC_FLOAT){ .opc1 = 0x3F, .opc2 = 0x0C, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT, .type2 = PPC_NONE
, .handler = &gen_frsp, }, .oname = "frsp", },
9550#if defined(TARGET_PPC64)
9551GEN_FLOAT_B(cfid, 0x0E, 0x1A, 1, PPC_64B){ .opc1 = 0x3F, .opc2 = 0x0E, .opc3 = 0x1A, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_fcfid, }, .oname = "fcfid", },
9552GEN_FLOAT_B(ctid, 0x0E, 0x19, 0, PPC_64B){ .opc1 = 0x3F, .opc2 = 0x0E, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_fctid, }, .oname = "fctid", },
9553GEN_FLOAT_B(ctidz, 0x0F, 0x19, 0, PPC_64B){ .opc1 = 0x3F, .opc2 = 0x0F, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_fctidz, }, .oname = "fctidz", },
9554#endif
9555GEN_FLOAT_B(rin, 0x08, 0x0C, 1, PPC_FLOAT_EXT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT_EXT, .type2 = PPC_NONE
, .handler = &gen_frin, }, .oname = "frin", },
9556GEN_FLOAT_B(riz, 0x08, 0x0D, 1, PPC_FLOAT_EXT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT_EXT, .type2 = PPC_NONE
, .handler = &gen_friz, }, .oname = "friz", },
9557GEN_FLOAT_B(rip, 0x08, 0x0E, 1, PPC_FLOAT_EXT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT_EXT, .type2 = PPC_NONE
, .handler = &gen_frip, }, .oname = "frip", },
9558GEN_FLOAT_B(rim, 0x08, 0x0F, 1, PPC_FLOAT_EXT){ .opc1 = 0x3F, .opc2 = 0x08, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x001F0000, .type = PPC_FLOAT_EXT, .type2 = PPC_NONE
, .handler = &gen_frim, }, .oname = "frim", },
9559
9560#undef GEN_LD
9561#undef GEN_LDU
9562#undef GEN_LDUX
9563#undef GEN_LDX_E
9564#undef GEN_LDS
9565#define GEN_LD(name, ldop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }, \{ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }
9566GEN_HANDLER(name, opc, 0xFF, 0xFF, 0x00000000, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", },
9567#define GEN_LDU(name, ldop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameu, }, .oname = "nameu", }, \{ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##u, }, .oname = "name##u", }
9568GEN_HANDLER(name##u, opc, 0xFF, 0xFF, 0x00000000, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##u, }, .oname = "name##u", },
9569#define GEN_LDUX(name, ldop, opc2, opc3, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameux, }, .oname = "nameux", }, \{ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##ux, }, .oname = "name##ux", }
9570GEN_HANDLER(name##ux, 0x1F, opc2, opc3, 0x00000001, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##ux, }, .oname = "name##ux", },
9571#define GEN_LDX_E(name, ldop, opc2, opc3, type, type2){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = type2, .handler
= &gen_namex, }, .oname = "namex", }, \{ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = type2, .handler
= &gen_name##x, }, .oname = "name##x", }
9572GEN_HANDLER_E(name##x, 0x1F, opc2, opc3, 0x00000001, type, type2){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = type2, .handler
= &gen_name##x, }, .oname = "name##x", },
9573#define GEN_LDS(name, ldop, op, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, { .opc1 = op
| 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .handler
= &gen_nameu, }, .oname = "nameu", }, { .opc1 = 0x1F, .opc2
= 0x17, .opc3 = op | 0x01, .pad = { 0, }, .handler = { .inval1
= 0x00000001, .type = type, .type2 = PPC_NONE, .handler = &
gen_nameux, }, .oname = "nameux", }, { .opc1 = 0x1F, .opc2 = 0x17
, .opc3 = op | 0x00, .pad = { 0, }, .handler = { .inval1 = 0x00000001
, .type = type, .type2 = PPC_NONE, .handler = &gen_namex,
}, .oname = "namex", }, \{ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
9574GEN_LD(name, ldop, op | 0x20, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \{ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", },
9575GEN_LDU(name, ldop, op | 0x21, type){ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", }, \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },
9576GEN_LDUX(name, ldop, 0x17, op | 0x01, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", }, \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
9577GEN_LDX(name, ldop, 0x17, op | 0x00, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
9578
9579GEN_LDS(lbz, ld8u, 0x02, PPC_INTEGER){ .opc1 = 0x02 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lbz, }, .oname = "lbz"
, }, { .opc1 = 0x02 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lbzu, }, .oname = "lbzu"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x02 | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lbzux, }, .oname = "lbzux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x02 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lbzx, }, .oname = "lbzx"
, },
9580GEN_LDS(lha, ld16s, 0x0A, PPC_INTEGER){ .opc1 = 0x0A | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lha, }, .oname = "lha"
, }, { .opc1 = 0x0A | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhau, }, .oname = "lhau"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x0A | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhaux, }, .oname = "lhaux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x0A | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhax, }, .oname = "lhax"
, },
9581GEN_LDS(lhz, ld16u, 0x08, PPC_INTEGER){ .opc1 = 0x08 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhz, }, .oname = "lhz"
, }, { .opc1 = 0x08 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhzu, }, .oname = "lhzu"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x08 | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhzux, }, .oname = "lhzux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x08 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lhzx, }, .oname = "lhzx"
, },
9582GEN_LDS(lwz, ld32u, 0x00, PPC_INTEGER){ .opc1 = 0x00 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lwz, }, .oname = "lwz"
, }, { .opc1 = 0x00 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lwzu, }, .oname = "lwzu"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x00 | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lwzux, }, .oname = "lwzux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x00 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_lwzx, }, .oname = "lwzx"
, },
9583#if defined(TARGET_PPC64)
9584GEN_LDUX(lwa, ld32s, 0x15, 0x0B, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_lwaux, }, .oname = "lwaux", },
9585GEN_LDX(lwa, ld32s, 0x15, 0x0A, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_lwax, }, .oname = "lwax", },
9586GEN_LDUX(ld, ld64, 0x15, 0x01, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_ldux, }, .oname = "ldux", },
9587GEN_LDX(ld, ld64, 0x15, 0x00, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_ldx, }, .oname = "ldx", },
9588GEN_LDX_E(ldbr, ld64ur, 0x14, 0x10, PPC_NONE, PPC2_DBRX){ .opc1 = 0x1F, .opc2 = 0x14, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_DBRX
, .handler = &gen_ldbrx, }, .oname = "ldbrx", },
9589#endif
9590GEN_LDX(lhbr, ld16ur, 0x16, 0x18, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_lhbrx, }, .oname = "lhbrx", },
9591GEN_LDX(lwbr, ld32ur, 0x16, 0x10, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_lwbrx, }, .oname = "lwbrx", },
9592
9593#undef GEN_ST
9594#undef GEN_STU
9595#undef GEN_STUX
9596#undef GEN_STX_E
9597#undef GEN_STS
9598#define GEN_ST(name, stop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }, \{ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }
9599GEN_HANDLER(name, opc, 0xFF, 0xFF, 0x00000000, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", },
9600#define GEN_STU(name, stop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_stopu, }, .oname = "stopu", }, \{ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_stop##u, }, .oname = "stop##u", }
9601GEN_HANDLER(stop##u, opc, 0xFF, 0xFF, 0x00000000, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_stop##u, }, .oname = "stop##u", },
9602#define GEN_STUX(name, stop, opc2, opc3, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameux, }, .oname = "nameux", }, \{ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##ux, }, .oname = "name##ux", }
9603GEN_HANDLER(name##ux, 0x1F, opc2, opc3, 0x00000001, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##ux, }, .oname = "name##ux", },
9604#define GEN_STX_E(name, stop, opc2, opc3, type, type2){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = type2, .handler
= &gen_namex, }, .oname = "namex", }, \{ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = type2, .handler
= &gen_name##x, }, .oname = "name##x", }
9605GEN_HANDLER_E(name##x, 0x1F, opc2, opc3, 0x00000001, type, type2){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = type2, .handler
= &gen_name##x, }, .oname = "name##x", },
9606#define GEN_STS(name, stop, op, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, { .opc1 = op
| 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .handler
= &gen_stopu, }, .oname = "stopu", }, { .opc1 = 0x1F, .opc2
= 0x17, .opc3 = op | 0x01, .pad = { 0, }, .handler = { .inval1
= 0x00000001, .type = type, .type2 = PPC_NONE, .handler = &
gen_nameux, }, .oname = "nameux", }, { .opc1 = 0x1F, .opc2 = 0x17
, .opc3 = op | 0x00, .pad = { 0, }, .handler = { .inval1 = 0x00000001
, .type = type, .type2 = PPC_NONE, .handler = &gen_namex,
}, .oname = "namex", }, \{ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
9607GEN_ST(name, stop, op | 0x20, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \{ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_stopu, }, .oname = "stopu", },
9608GEN_STU(name, stop, op | 0x21, type){ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_stopu, }, .oname = "stopu", }, \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },
9609GEN_STUX(name, stop, 0x17, op | 0x01, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", }, \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
9610GEN_STX(name, stop, 0x17, op | 0x00, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
9611
9612GEN_STS(stb, st8, 0x06, PPC_INTEGER){ .opc1 = 0x06 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stb, }, .oname = "stb"
, }, { .opc1 = 0x06 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_st8u, }, .oname = "st8u"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x06 | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stbux, }, .oname = "stbux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x06 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stbx, }, .oname = "stbx"
, },
9613GEN_STS(sth, st16, 0x0C, PPC_INTEGER){ .opc1 = 0x0C | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_sth, }, .oname = "sth"
, }, { .opc1 = 0x0C | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_st16u, }, .oname = "st16u"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x0C | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_sthux, }, .oname = "sthux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x0C | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_sthx, }, .oname = "sthx"
, },
9614GEN_STS(stw, st32, 0x04, PPC_INTEGER){ .opc1 = 0x04 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stw, }, .oname = "stw"
, }, { .opc1 = 0x04 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_st32u, }, .oname = "st32u"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x04 | 0x01, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stwux, }, .oname = "stwux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x04 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_INSNS_BASE
, .type2 = PPC_NONE, .handler = &gen_stwx, }, .oname = "stwx"
, },
9615#if defined(TARGET_PPC64)
9616GEN_STUX(std, st64, 0x15, 0x05, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_stdux, }, .oname = "stdux", },
9617GEN_STX(std, st64, 0x15, 0x04, PPC_64B){ .opc1 = 0x1F, .opc2 = 0x15, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_64B, .type2 = PPC_NONE
, .handler = &gen_stdx, }, .oname = "stdx", },
9618GEN_STX_E(stdbr, st64r, 0x14, 0x14, PPC_NONE, PPC2_DBRX){ .opc1 = 0x1F, .opc2 = 0x14, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_DBRX
, .handler = &gen_stdbrx, }, .oname = "stdbrx", },
9619#endif
9620GEN_STX(sthbr, st16r, 0x16, 0x1C, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_sthbrx, }, .oname = "sthbrx", },
9621GEN_STX(stwbr, st32r, 0x16, 0x14, PPC_INTEGER){ .opc1 = 0x1F, .opc2 = 0x16, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_stwbrx, }, .oname = "stwbrx", },
9622
9623#undef GEN_LDF
9624#undef GEN_LDUF
9625#undef GEN_LDUXF
9626#undef GEN_LDXF
9627#undef GEN_LDFS
9628#define GEN_LDF(name, ldop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }, \{ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }
9629GEN_HANDLER(name, opc, 0xFF, 0xFF, 0x00000000, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", },
9630#define GEN_LDUF(name, ldop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameu, }, .oname = "nameu", }, \{ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##u, }, .oname = "name##u", }
9631GEN_HANDLER(name##u, opc, 0xFF, 0xFF, 0x00000000, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##u, }, .oname = "name##u", },
9632#define GEN_LDUXF(name, ldop, opc, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameux, }, .oname = "nameux", }, \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##ux, }, .oname = "name##ux", }
9633GEN_HANDLER(name##ux, 0x1F, 0x17, opc, 0x00000001, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##ux, }, .oname = "name##ux", },
9634#define GEN_LDXF(name, ldop, opc2, opc3, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_namex, }, .oname = "namex", }, \{ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##x, }, .oname = "name##x", }
9635GEN_HANDLER(name##x, 0x1F, opc2, opc3, 0x00000001, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##x, }, .oname = "name##x", },
9636#define GEN_LDFS(name, ldop, op, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, { .opc1 = op
| 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .handler
= &gen_nameu, }, .oname = "nameu", }, { .opc1 = 0x1F, .opc2
= 0x17, .opc3 = op | 0x01, .pad = { 0, }, .handler = { .inval1
= 0x00000001, .type = type, .type2 = PPC_NONE, .handler = &
gen_nameux, }, .oname = "nameux", }, { .opc1 = 0x1F, .opc2 = 0x17
, .opc3 = op | 0x00, .pad = { 0, }, .handler = { .inval1 = 0x00000001
, .type = type, .type2 = PPC_NONE, .handler = &gen_namex,
}, .oname = "namex", }, \{ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
9637GEN_LDF(name, ldop, op | 0x20, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \{ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", },
9638GEN_LDUF(name, ldop, op | 0x21, type){ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", }, \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },
9639GEN_LDUXF(name, ldop, op | 0x01, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", }, \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
9640GEN_LDXF(name, ldop, 0x17, op | 0x00, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
9641
9642GEN_LDFS(lfd, ld64, 0x12, PPC_FLOAT){ .opc1 = 0x12 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfd, }, .oname = "lfd", }, {
.opc1 = 0x12 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0,
}, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfdu, }, .oname = "lfdu", },
{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x12 | 0x01, .pad = { 0
, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfdux, }, .oname = "lfdux", }
, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x12 | 0x00, .pad = {
0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .
type2 = PPC_NONE, .handler = &gen_lfdx, }, .oname = "lfdx"
, },
9643GEN_LDFS(lfs, ld32fs, 0x10, PPC_FLOAT){ .opc1 = 0x10 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfs, }, .oname = "lfs", }, {
.opc1 = 0x10 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0,
}, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfsu, }, .oname = "lfsu", },
{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x10 | 0x01, .pad = { 0
, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_lfsux, }, .oname = "lfsux", }
, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x10 | 0x00, .pad = {
0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .
type2 = PPC_NONE, .handler = &gen_lfsx, }, .oname = "lfsx"
, },
9644GEN_HANDLER_E(lfiwax, 0x1f, 0x17, 0x1a, 0x00000001, PPC_NONE, PPC2_ISA205){ .opc1 = 0x1f, .opc2 = 0x17, .opc3 = 0x1a, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_NONE, .type2 = PPC2_ISA205
, .handler = &gen_lfiwax, }, .oname = "lfiwax", },
9645GEN_HANDLER_E(lfdp, 0x39, 0xFF, 0xFF, 0x00200003, PPC_NONE, PPC2_ISA205){ .opc1 = 0x39, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00200003, .type = PPC_NONE, .type2 = PPC2_ISA205
, .handler = &gen_lfdp, }, .oname = "lfdp", },
9646GEN_HANDLER_E(lfdpx, 0x1F, 0x17, 0x18, 0x00200001, PPC_NONE, PPC2_ISA205){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0x00200001, .type = PPC_NONE, .type2 = PPC2_ISA205
, .handler = &gen_lfdpx, }, .oname = "lfdpx", },
9647
9648#undef GEN_STF
9649#undef GEN_STUF
9650#undef GEN_STUXF
9651#undef GEN_STXF
9652#undef GEN_STFS
9653#define GEN_STF(name, stop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }, \{ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", }
9654GEN_HANDLER(name, opc, 0xFF, 0xFF, 0x00000000, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name, }, .oname = "name", },
9655#define GEN_STUF(name, stop, opc, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameu, }, .oname = "nameu", }, \{ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##u, }, .oname = "name##u", }
9656GEN_HANDLER(name##u, opc, 0xFF, 0xFF, 0x00000000, type){ .opc1 = opc, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##u, }, .oname = "name##u", },
9657#define GEN_STUXF(name, stop, opc, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_nameux, }, .oname = "nameux", }, \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##ux, }, .oname = "name##ux", }
9658GEN_HANDLER(name##ux, 0x1F, 0x17, opc, 0x00000001, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##ux, }, .oname = "name##ux", },
9659#define GEN_STXF(name, stop, opc2, opc3, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_namex, }, .oname = "namex", }, \{ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##x, }, .oname = "name##x", }
9660GEN_HANDLER(name##x, 0x1F, opc2, opc3, 0x00000001, type){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE, .
handler = &gen_name##x, }, .oname = "name##x", },
9661#define GEN_STFS(name, stop, op, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, { .opc1 = op
| 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE, .handler
= &gen_nameu, }, .oname = "nameu", }, { .opc1 = 0x1F, .opc2
= 0x17, .opc3 = op | 0x01, .pad = { 0, }, .handler = { .inval1
= 0x00000001, .type = type, .type2 = PPC_NONE, .handler = &
gen_nameux, }, .oname = "nameux", }, { .opc1 = 0x1F, .opc2 = 0x17
, .opc3 = op | 0x00, .pad = { 0, }, .handler = { .inval1 = 0x00000001
, .type = type, .type2 = PPC_NONE, .handler = &gen_namex,
}, .oname = "namex", }, \{ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", },
9662GEN_STF(name, stop, op | 0x20, type){ .opc1 = op | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, \{ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", },
9663GEN_STUF(name, stop, op | 0x21, type){ .opc1 = op | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }
, .handler = { .inval1 = 0x00000000, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameu, }, .oname = "nameu", }, \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", },
9664GEN_STUXF(name, stop, op | 0x01, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x01, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_nameux, }, .oname = "nameux", }, \{ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
9665GEN_STXF(name, stop, 0x17, op | 0x00, type){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = op | 0x00, .pad = { 0, }
, .handler = { .inval1 = 0x00000001, .type = type, .type2 = PPC_NONE
, .handler = &gen_namex, }, .oname = "namex", },
9666
9667GEN_STFS(stfd, st64, 0x16, PPC_FLOAT){ .opc1 = 0x16 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_stfd, }, .oname = "stfd", },
{ .opc1 = 0x16 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_stfdu, }, .oname = "stfdu", }
, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x16 | 0x01, .pad = {
0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .
type2 = PPC_NONE, .handler = &gen_stfdux, }, .oname = "stfdux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x16 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT
, .type2 = PPC_NONE, .handler = &gen_stfdx, }, .oname = "stfdx"
, },
9668GEN_STFS(stfs, st32fs, 0x14, PPC_FLOAT){ .opc1 = 0x14 | 0x20, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_stfs, }, .oname = "stfs", },
{ .opc1 = 0x14 | 0x21, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_FLOAT, .type2
= PPC_NONE, .handler = &gen_stfsu, }, .oname = "stfsu", }
, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x14 | 0x01, .pad = {
0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT, .
type2 = PPC_NONE, .handler = &gen_stfsux, }, .oname = "stfsux"
, }, { .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x14 | 0x00, .pad =
{ 0, }, .handler = { .inval1 = 0x00000001, .type = PPC_FLOAT
, .type2 = PPC_NONE, .handler = &gen_stfsx, }, .oname = "stfsx"
, },
9669GEN_STXF(stfiw, st32fiw, 0x17, 0x1E, PPC_FLOAT_STFIWX){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_FLOAT_STFIWX, .type2 =
PPC_NONE, .handler = &gen_stfiwx, }, .oname = "stfiwx", }
,
9670GEN_HANDLER_E(stfdp, 0x3D, 0xFF, 0xFF, 0x00200003, PPC_NONE, PPC2_ISA205){ .opc1 = 0x3D, .opc2 = 0xFF, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00200003, .type = PPC_NONE, .type2 = PPC2_ISA205
, .handler = &gen_stfdp, }, .oname = "stfdp", },
9671GEN_HANDLER_E(stfdpx, 0x1F, 0x17, 0x1C, 0x00200001, PPC_NONE, PPC2_ISA205){ .opc1 = 0x1F, .opc2 = 0x17, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00200001, .type = PPC_NONE, .type2 = PPC2_ISA205
, .handler = &gen_stfdpx, }, .oname = "stfdpx", },
9672
9673#undef GEN_CRLOGIC
9674#define GEN_CRLOGIC(name, tcg_op, opc){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \{ .opc1 = 0x13, .opc2 = 0x01, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9675GEN_HANDLER(name, 0x13, 0x01, opc, 0x00000001, PPC_INTEGER){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = opc, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9676GEN_CRLOGIC(crand, tcg_gen_and_i32, 0x08){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crand, }, .oname = "crand", },
9677GEN_CRLOGIC(crandc, tcg_gen_andc_i32, 0x04){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crandc, }, .oname = "crandc", },
9678GEN_CRLOGIC(creqv, tcg_gen_eqv_i32, 0x09){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x09, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_creqv, }, .oname = "creqv", },
9679GEN_CRLOGIC(crnand, tcg_gen_nand_i32, 0x07){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crnand, }, .oname = "crnand", },
9680GEN_CRLOGIC(crnor, tcg_gen_nor_i32, 0x01){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crnor, }, .oname = "crnor", },
9681GEN_CRLOGIC(cror, tcg_gen_or_i32, 0x0E){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_cror, }, .oname = "cror", },
9682GEN_CRLOGIC(crorc, tcg_gen_orc_i32, 0x0D){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crorc, }, .oname = "crorc", },
9683GEN_CRLOGIC(crxor, tcg_gen_xor_i32, 0x06){ .opc1 = 0x13, .opc2 = 0x01, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_INSNS_BASE, .type2 = PPC_NONE
, .handler = &gen_crxor, }, .oname = "crxor", },
9684
9685#undef GEN_MAC_HANDLER
9686#define GEN_MAC_HANDLER(name, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \{ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9687GEN_HANDLER(name, 0x04, opc2, opc3, 0x00000000, PPC_405_MAC){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9688GEN_MAC_HANDLER(macchw, 0x0C, 0x05){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchw, }, .oname = "macchw", },
9689GEN_MAC_HANDLER(macchwo, 0x0C, 0x15){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwo, }, .oname = "macchwo", },
9690GEN_MAC_HANDLER(macchws, 0x0C, 0x07){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchws, }, .oname = "macchws", },
9691GEN_MAC_HANDLER(macchwso, 0x0C, 0x17){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwso, }, .oname = "macchwso", },
9692GEN_MAC_HANDLER(macchwsu, 0x0C, 0x06){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwsu, }, .oname = "macchwsu", },
9693GEN_MAC_HANDLER(macchwsuo, 0x0C, 0x16){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwsuo, }, .oname = "macchwsuo", },
9694GEN_MAC_HANDLER(macchwu, 0x0C, 0x04){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwu, }, .oname = "macchwu", },
9695GEN_MAC_HANDLER(macchwuo, 0x0C, 0x14){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_macchwuo, }, .oname = "macchwuo", },
9696GEN_MAC_HANDLER(machhw, 0x0C, 0x01){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhw, }, .oname = "machhw", },
9697GEN_MAC_HANDLER(machhwo, 0x0C, 0x11){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwo, }, .oname = "machhwo", },
9698GEN_MAC_HANDLER(machhws, 0x0C, 0x03){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhws, }, .oname = "machhws", },
9699GEN_MAC_HANDLER(machhwso, 0x0C, 0x13){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwso, }, .oname = "machhwso", },
9700GEN_MAC_HANDLER(machhwsu, 0x0C, 0x02){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwsu, }, .oname = "machhwsu", },
9701GEN_MAC_HANDLER(machhwsuo, 0x0C, 0x12){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwsuo, }, .oname = "machhwsuo", },
9702GEN_MAC_HANDLER(machhwu, 0x0C, 0x00){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwu, }, .oname = "machhwu", },
9703GEN_MAC_HANDLER(machhwuo, 0x0C, 0x10){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_machhwuo, }, .oname = "machhwuo", },
9704GEN_MAC_HANDLER(maclhw, 0x0C, 0x0D){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhw, }, .oname = "maclhw", },
9705GEN_MAC_HANDLER(maclhwo, 0x0C, 0x1D){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwo, }, .oname = "maclhwo", },
9706GEN_MAC_HANDLER(maclhws, 0x0C, 0x0F){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhws, }, .oname = "maclhws", },
9707GEN_MAC_HANDLER(maclhwso, 0x0C, 0x1F){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwso, }, .oname = "maclhwso", },
9708GEN_MAC_HANDLER(maclhwu, 0x0C, 0x0C){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwu, }, .oname = "maclhwu", },
9709GEN_MAC_HANDLER(maclhwuo, 0x0C, 0x1C){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwuo, }, .oname = "maclhwuo", },
9710GEN_MAC_HANDLER(maclhwsu, 0x0C, 0x0E){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwsu, }, .oname = "maclhwsu", },
9711GEN_MAC_HANDLER(maclhwsuo, 0x0C, 0x1E){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_maclhwsuo, }, .oname = "maclhwsuo", },
9712GEN_MAC_HANDLER(nmacchw, 0x0E, 0x05){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmacchw, }, .oname = "nmacchw", },
9713GEN_MAC_HANDLER(nmacchwo, 0x0E, 0x15){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmacchwo, }, .oname = "nmacchwo", },
9714GEN_MAC_HANDLER(nmacchws, 0x0E, 0x07){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmacchws, }, .oname = "nmacchws", },
9715GEN_MAC_HANDLER(nmacchwso, 0x0E, 0x17){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmacchwso, }, .oname = "nmacchwso", },
9716GEN_MAC_HANDLER(nmachhw, 0x0E, 0x01){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmachhw, }, .oname = "nmachhw", },
9717GEN_MAC_HANDLER(nmachhwo, 0x0E, 0x11){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmachhwo, }, .oname = "nmachhwo", },
9718GEN_MAC_HANDLER(nmachhws, 0x0E, 0x03){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmachhws, }, .oname = "nmachhws", },
9719GEN_MAC_HANDLER(nmachhwso, 0x0E, 0x13){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmachhwso, }, .oname = "nmachhwso", },
9720GEN_MAC_HANDLER(nmaclhw, 0x0E, 0x0D){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmaclhw, }, .oname = "nmaclhw", },
9721GEN_MAC_HANDLER(nmaclhwo, 0x0E, 0x1D){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmaclhwo, }, .oname = "nmaclhwo", },
9722GEN_MAC_HANDLER(nmaclhws, 0x0E, 0x0F){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmaclhws, }, .oname = "nmaclhws", },
9723GEN_MAC_HANDLER(nmaclhwso, 0x0E, 0x1F){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_nmaclhwso, }, .oname = "nmaclhwso", },
9724GEN_MAC_HANDLER(mulchw, 0x08, 0x05){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mulchw, }, .oname = "mulchw", },
9725GEN_MAC_HANDLER(mulchwu, 0x08, 0x04){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mulchwu, }, .oname = "mulchwu", },
9726GEN_MAC_HANDLER(mulhhw, 0x08, 0x01){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mulhhw, }, .oname = "mulhhw", },
9727GEN_MAC_HANDLER(mulhhwu, 0x08, 0x00){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mulhhwu, }, .oname = "mulhhwu", },
9728GEN_MAC_HANDLER(mullhw, 0x08, 0x0D){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mullhw, }, .oname = "mullhw", },
9729GEN_MAC_HANDLER(mullhwu, 0x08, 0x0C){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_405_MAC, .type2 = PPC_NONE
, .handler = &gen_mullhwu, }, .oname = "mullhwu", },
9730
9731#undef GEN_VR_LDX
9732#undef GEN_VR_STX
9733#undef GEN_VR_LVE
9734#undef GEN_VR_STVE
9735#define GEN_VR_LDX(name, opc2, opc3){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \{ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9736GEN_HANDLER(name, 0x1F, opc2, opc3, 0x00000001, PPC_ALTIVEC){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9737#define GEN_VR_STX(name, opc2, opc3){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stname, }, .oname = "stname", } \{ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_st##name, }, .oname = "st##name", }
9738GEN_HANDLER(st##name, 0x1F, opc2, opc3, 0x00000001, PPC_ALTIVEC){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_st##name, }, .oname = "st##name", }
9739#define GEN_VR_LVE(name, opc2, opc3){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvename, }, .oname = "lvename", } \
9740 GEN_HANDLER(lve##name, 0x1F, opc2, opc3, 0x00000001, PPC_ALTIVEC){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lve##name, }, .oname = "lve##name", }
9741#define GEN_VR_STVE(name, opc2, opc3){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stvename, }, .oname = "stvename", } \
9742 GEN_HANDLER(stve##name, 0x1F, opc2, opc3, 0x00000001, PPC_ALTIVEC){ .opc1 = 0x1F, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stve##name, }, .oname = "stve##name", }
9743GEN_VR_LDX(lvx, 0x07, 0x03){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvx, }, .oname = "lvx", },
9744GEN_VR_LDX(lvxl, 0x07, 0x0B){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvxl, }, .oname = "lvxl", },
9745GEN_VR_LVE(bx, 0x07, 0x00){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvebx, }, .oname = "lvebx", },
9746GEN_VR_LVE(hx, 0x07, 0x01){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvehx, }, .oname = "lvehx", },
9747GEN_VR_LVE(wx, 0x07, 0x02){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_lvewx, }, .oname = "lvewx", },
9748GEN_VR_STX(svx, 0x07, 0x07){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stsvx, }, .oname = "stsvx", },
9749GEN_VR_STX(svxl, 0x07, 0x0F){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stsvxl, }, .oname = "stsvxl", },
9750GEN_VR_STVE(bx, 0x07, 0x04){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stvebx, }, .oname = "stvebx", },
9751GEN_VR_STVE(hx, 0x07, 0x05){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stvehx, }, .oname = "stvehx", },
9752GEN_VR_STVE(wx, 0x07, 0x06){ .opc1 = 0x1F, .opc2 = 0x07, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0x00000001, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_stvewx, }, .oname = "stvewx", },
9753
9754#undef GEN_VX_LOGICAL
9755#define GEN_VX_LOGICAL(name, tcg_op, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \{ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9756GEN_HANDLER(name, 0x04, opc2, opc3, 0x00000000, PPC_ALTIVEC){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9757GEN_VX_LOGICAL(vand, tcg_gen_and_i64, 2, 16){ .opc1 = 0x04, .opc2 = 2, .opc3 = 16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vand, }, .oname = "vand", },
9758GEN_VX_LOGICAL(vandc, tcg_gen_andc_i64, 2, 17){ .opc1 = 0x04, .opc2 = 2, .opc3 = 17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vandc, }, .oname = "vandc", },
9759GEN_VX_LOGICAL(vor, tcg_gen_or_i64, 2, 18){ .opc1 = 0x04, .opc2 = 2, .opc3 = 18, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vor, }, .oname = "vor", },
9760GEN_VX_LOGICAL(vxor, tcg_gen_xor_i64, 2, 19){ .opc1 = 0x04, .opc2 = 2, .opc3 = 19, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vxor, }, .oname = "vxor", },
9761GEN_VX_LOGICAL(vnor, tcg_gen_nor_i64, 2, 20){ .opc1 = 0x04, .opc2 = 2, .opc3 = 20, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vnor, }, .oname = "vnor", },
9762
9763#undef GEN_VXFORM
9764#define GEN_VXFORM(name, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \{ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9765GEN_HANDLER(name, 0x04, opc2, opc3, 0x00000000, PPC_ALTIVEC){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9766GEN_VXFORM(vaddubm, 0, 0){ .opc1 = 0x04, .opc2 = 0, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vaddubm, }, .oname = "vaddubm", },
9767GEN_VXFORM(vadduhm, 0, 1){ .opc1 = 0x04, .opc2 = 0, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vadduhm, }, .oname = "vadduhm", },
9768GEN_VXFORM(vadduwm, 0, 2){ .opc1 = 0x04, .opc2 = 0, .opc3 = 2, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vadduwm, }, .oname = "vadduwm", },
9769GEN_VXFORM(vsububm, 0, 16){ .opc1 = 0x04, .opc2 = 0, .opc3 = 16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsububm, }, .oname = "vsububm", },
9770GEN_VXFORM(vsubuhm, 0, 17){ .opc1 = 0x04, .opc2 = 0, .opc3 = 17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubuhm, }, .oname = "vsubuhm", },
9771GEN_VXFORM(vsubuwm, 0, 18){ .opc1 = 0x04, .opc2 = 0, .opc3 = 18, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubuwm, }, .oname = "vsubuwm", },
9772GEN_VXFORM(vmaxub, 1, 0){ .opc1 = 0x04, .opc2 = 1, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxub, }, .oname = "vmaxub", },
9773GEN_VXFORM(vmaxuh, 1, 1){ .opc1 = 0x04, .opc2 = 1, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxuh, }, .oname = "vmaxuh", },
9774GEN_VXFORM(vmaxuw, 1, 2){ .opc1 = 0x04, .opc2 = 1, .opc3 = 2, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxuw, }, .oname = "vmaxuw", },
9775GEN_VXFORM(vmaxsb, 1, 4){ .opc1 = 0x04, .opc2 = 1, .opc3 = 4, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxsb, }, .oname = "vmaxsb", },
9776GEN_VXFORM(vmaxsh, 1, 5){ .opc1 = 0x04, .opc2 = 1, .opc3 = 5, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxsh, }, .oname = "vmaxsh", },
9777GEN_VXFORM(vmaxsw, 1, 6){ .opc1 = 0x04, .opc2 = 1, .opc3 = 6, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxsw, }, .oname = "vmaxsw", },
9778GEN_VXFORM(vminub, 1, 8){ .opc1 = 0x04, .opc2 = 1, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminub, }, .oname = "vminub", },
9779GEN_VXFORM(vminuh, 1, 9){ .opc1 = 0x04, .opc2 = 1, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminuh, }, .oname = "vminuh", },
9780GEN_VXFORM(vminuw, 1, 10){ .opc1 = 0x04, .opc2 = 1, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminuw, }, .oname = "vminuw", },
9781GEN_VXFORM(vminsb, 1, 12){ .opc1 = 0x04, .opc2 = 1, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminsb, }, .oname = "vminsb", },
9782GEN_VXFORM(vminsh, 1, 13){ .opc1 = 0x04, .opc2 = 1, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminsh, }, .oname = "vminsh", },
9783GEN_VXFORM(vminsw, 1, 14){ .opc1 = 0x04, .opc2 = 1, .opc3 = 14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminsw, }, .oname = "vminsw", },
9784GEN_VXFORM(vavgub, 1, 16){ .opc1 = 0x04, .opc2 = 1, .opc3 = 16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavgub, }, .oname = "vavgub", },
9785GEN_VXFORM(vavguh, 1, 17){ .opc1 = 0x04, .opc2 = 1, .opc3 = 17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavguh, }, .oname = "vavguh", },
9786GEN_VXFORM(vavguw, 1, 18){ .opc1 = 0x04, .opc2 = 1, .opc3 = 18, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavguw, }, .oname = "vavguw", },
9787GEN_VXFORM(vavgsb, 1, 20){ .opc1 = 0x04, .opc2 = 1, .opc3 = 20, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavgsb, }, .oname = "vavgsb", },
9788GEN_VXFORM(vavgsh, 1, 21){ .opc1 = 0x04, .opc2 = 1, .opc3 = 21, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavgsh, }, .oname = "vavgsh", },
9789GEN_VXFORM(vavgsw, 1, 22){ .opc1 = 0x04, .opc2 = 1, .opc3 = 22, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vavgsw, }, .oname = "vavgsw", },
9790GEN_VXFORM(vmrghb, 6, 0){ .opc1 = 0x04, .opc2 = 6, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrghb, }, .oname = "vmrghb", },
9791GEN_VXFORM(vmrghh, 6, 1){ .opc1 = 0x04, .opc2 = 6, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrghh, }, .oname = "vmrghh", },
9792GEN_VXFORM(vmrghw, 6, 2){ .opc1 = 0x04, .opc2 = 6, .opc3 = 2, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrghw, }, .oname = "vmrghw", },
9793GEN_VXFORM(vmrglb, 6, 4){ .opc1 = 0x04, .opc2 = 6, .opc3 = 4, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrglb, }, .oname = "vmrglb", },
9794GEN_VXFORM(vmrglh, 6, 5){ .opc1 = 0x04, .opc2 = 6, .opc3 = 5, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrglh, }, .oname = "vmrglh", },
9795GEN_VXFORM(vmrglw, 6, 6){ .opc1 = 0x04, .opc2 = 6, .opc3 = 6, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmrglw, }, .oname = "vmrglw", },
9796GEN_VXFORM(vmuloub, 4, 0){ .opc1 = 0x04, .opc2 = 4, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmuloub, }, .oname = "vmuloub", },
9797GEN_VXFORM(vmulouh, 4, 1){ .opc1 = 0x04, .opc2 = 4, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmulouh, }, .oname = "vmulouh", },
9798GEN_VXFORM(vmulosb, 4, 4){ .opc1 = 0x04, .opc2 = 4, .opc3 = 4, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmulosb, }, .oname = "vmulosb", },
9799GEN_VXFORM(vmulosh, 4, 5){ .opc1 = 0x04, .opc2 = 4, .opc3 = 5, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmulosh, }, .oname = "vmulosh", },
9800GEN_VXFORM(vmuleub, 4, 8){ .opc1 = 0x04, .opc2 = 4, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmuleub, }, .oname = "vmuleub", },
9801GEN_VXFORM(vmuleuh, 4, 9){ .opc1 = 0x04, .opc2 = 4, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmuleuh, }, .oname = "vmuleuh", },
9802GEN_VXFORM(vmulesb, 4, 12){ .opc1 = 0x04, .opc2 = 4, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmulesb, }, .oname = "vmulesb", },
9803GEN_VXFORM(vmulesh, 4, 13){ .opc1 = 0x04, .opc2 = 4, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmulesh, }, .oname = "vmulesh", },
9804GEN_VXFORM(vslb, 2, 4){ .opc1 = 0x04, .opc2 = 2, .opc3 = 4, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vslb, }, .oname = "vslb", },
9805GEN_VXFORM(vslh, 2, 5){ .opc1 = 0x04, .opc2 = 2, .opc3 = 5, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vslh, }, .oname = "vslh", },
9806GEN_VXFORM(vslw, 2, 6){ .opc1 = 0x04, .opc2 = 2, .opc3 = 6, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vslw, }, .oname = "vslw", },
9807GEN_VXFORM(vsrb, 2, 8){ .opc1 = 0x04, .opc2 = 2, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsrb, }, .oname = "vsrb", },
9808GEN_VXFORM(vsrh, 2, 9){ .opc1 = 0x04, .opc2 = 2, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsrh, }, .oname = "vsrh", },
9809GEN_VXFORM(vsrw, 2, 10){ .opc1 = 0x04, .opc2 = 2, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsrw, }, .oname = "vsrw", },
9810GEN_VXFORM(vsrab, 2, 12){ .opc1 = 0x04, .opc2 = 2, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsrab, }, .oname = "vsrab", },
9811GEN_VXFORM(vsrah, 2, 13){ .opc1 = 0x04, .opc2 = 2, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsrah, }, .oname = "vsrah", },
9812GEN_VXFORM(vsraw, 2, 14){ .opc1 = 0x04, .opc2 = 2, .opc3 = 14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsraw, }, .oname = "vsraw", },
9813GEN_VXFORM(vslo, 6, 16){ .opc1 = 0x04, .opc2 = 6, .opc3 = 16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vslo, }, .oname = "vslo", },
9814GEN_VXFORM(vsro, 6, 17){ .opc1 = 0x04, .opc2 = 6, .opc3 = 17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsro, }, .oname = "vsro", },
9815GEN_VXFORM(vaddcuw, 0, 6){ .opc1 = 0x04, .opc2 = 0, .opc3 = 6, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vaddcuw, }, .oname = "vaddcuw", },
9816GEN_VXFORM(vsubcuw, 0, 22){ .opc1 = 0x04, .opc2 = 0, .opc3 = 22, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubcuw, }, .oname = "vsubcuw", },
9817GEN_VXFORM(vaddubs, 0, 8){ .opc1 = 0x04, .opc2 = 0, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vaddubs, }, .oname = "vaddubs", },
9818GEN_VXFORM(vadduhs, 0, 9){ .opc1 = 0x04, .opc2 = 0, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vadduhs, }, .oname = "vadduhs", },
9819GEN_VXFORM(vadduws, 0, 10){ .opc1 = 0x04, .opc2 = 0, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vadduws, }, .oname = "vadduws", },
9820GEN_VXFORM(vaddsbs, 0, 12){ .opc1 = 0x04, .opc2 = 0, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vaddsbs, }, .oname = "vaddsbs", },
9821GEN_VXFORM(vaddshs, 0, 13){ .opc1 = 0x04, .opc2 = 0, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vaddshs, }, .oname = "vaddshs", },
9822GEN_VXFORM(vaddsws, 0, 14){ .opc1 = 0x04, .opc2 = 0, .opc3 = 14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vaddsws, }, .oname = "vaddsws", },
9823GEN_VXFORM(vsububs, 0, 24){ .opc1 = 0x04, .opc2 = 0, .opc3 = 24, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsububs, }, .oname = "vsububs", },
9824GEN_VXFORM(vsubuhs, 0, 25){ .opc1 = 0x04, .opc2 = 0, .opc3 = 25, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubuhs, }, .oname = "vsubuhs", },
9825GEN_VXFORM(vsubuws, 0, 26){ .opc1 = 0x04, .opc2 = 0, .opc3 = 26, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubuws, }, .oname = "vsubuws", },
9826GEN_VXFORM(vsubsbs, 0, 28){ .opc1 = 0x04, .opc2 = 0, .opc3 = 28, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubsbs, }, .oname = "vsubsbs", },
9827GEN_VXFORM(vsubshs, 0, 29){ .opc1 = 0x04, .opc2 = 0, .opc3 = 29, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubshs, }, .oname = "vsubshs", },
9828GEN_VXFORM(vsubsws, 0, 30){ .opc1 = 0x04, .opc2 = 0, .opc3 = 30, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubsws, }, .oname = "vsubsws", },
9829GEN_VXFORM(vrlb, 2, 0){ .opc1 = 0x04, .opc2 = 2, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrlb, }, .oname = "vrlb", },
9830GEN_VXFORM(vrlh, 2, 1){ .opc1 = 0x04, .opc2 = 2, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrlh, }, .oname = "vrlh", },
9831GEN_VXFORM(vrlw, 2, 2){ .opc1 = 0x04, .opc2 = 2, .opc3 = 2, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrlw, }, .oname = "vrlw", },
9832GEN_VXFORM(vsl, 2, 7){ .opc1 = 0x04, .opc2 = 2, .opc3 = 7, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsl, }, .oname = "vsl", },
9833GEN_VXFORM(vsr, 2, 11){ .opc1 = 0x04, .opc2 = 2, .opc3 = 11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsr, }, .oname = "vsr", },
9834GEN_VXFORM(vpkuhum, 7, 0){ .opc1 = 0x04, .opc2 = 7, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vpkuhum, }, .oname = "vpkuhum", },
9835GEN_VXFORM(vpkuwum, 7, 1){ .opc1 = 0x04, .opc2 = 7, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vpkuwum, }, .oname = "vpkuwum", },
9836GEN_VXFORM(vpkuhus, 7, 2){ .opc1 = 0x04, .opc2 = 7, .opc3 = 2, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vpkuhus, }, .oname = "vpkuhus", },
9837GEN_VXFORM(vpkuwus, 7, 3){ .opc1 = 0x04, .opc2 = 7, .opc3 = 3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vpkuwus, }, .oname = "vpkuwus", },
9838GEN_VXFORM(vpkshus, 7, 4){ .opc1 = 0x04, .opc2 = 7, .opc3 = 4, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vpkshus, }, .oname = "vpkshus", },
9839GEN_VXFORM(vpkswus, 7, 5){ .opc1 = 0x04, .opc2 = 7, .opc3 = 5, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vpkswus, }, .oname = "vpkswus", },
9840GEN_VXFORM(vpkshss, 7, 6){ .opc1 = 0x04, .opc2 = 7, .opc3 = 6, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vpkshss, }, .oname = "vpkshss", },
9841GEN_VXFORM(vpkswss, 7, 7){ .opc1 = 0x04, .opc2 = 7, .opc3 = 7, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vpkswss, }, .oname = "vpkswss", },
9842GEN_VXFORM(vpkpx, 7, 12){ .opc1 = 0x04, .opc2 = 7, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vpkpx, }, .oname = "vpkpx", },
9843GEN_VXFORM(vsum4ubs, 4, 24){ .opc1 = 0x04, .opc2 = 4, .opc3 = 24, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsum4ubs, }, .oname = "vsum4ubs", },
9844GEN_VXFORM(vsum4sbs, 4, 28){ .opc1 = 0x04, .opc2 = 4, .opc3 = 28, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsum4sbs, }, .oname = "vsum4sbs", },
9845GEN_VXFORM(vsum4shs, 4, 25){ .opc1 = 0x04, .opc2 = 4, .opc3 = 25, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsum4shs, }, .oname = "vsum4shs", },
9846GEN_VXFORM(vsum2sws, 4, 26){ .opc1 = 0x04, .opc2 = 4, .opc3 = 26, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsum2sws, }, .oname = "vsum2sws", },
9847GEN_VXFORM(vsumsws, 4, 30){ .opc1 = 0x04, .opc2 = 4, .opc3 = 30, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsumsws, }, .oname = "vsumsws", },
9848GEN_VXFORM(vaddfp, 5, 0){ .opc1 = 0x04, .opc2 = 5, .opc3 = 0, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vaddfp, }, .oname = "vaddfp", },
9849GEN_VXFORM(vsubfp, 5, 1){ .opc1 = 0x04, .opc2 = 5, .opc3 = 1, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsubfp, }, .oname = "vsubfp", },
9850GEN_VXFORM(vmaxfp, 5, 16){ .opc1 = 0x04, .opc2 = 5, .opc3 = 16, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaxfp, }, .oname = "vmaxfp", },
9851GEN_VXFORM(vminfp, 5, 17){ .opc1 = 0x04, .opc2 = 5, .opc3 = 17, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vminfp, }, .oname = "vminfp", },
9852
9853#undef GEN_VXRFORM1
9854#undef GEN_VXRFORM
9855#define GEN_VXRFORM1(opname, name, str, opc2, opc3){ .opc1 = 0x4, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = str, }, \
9856 GEN_HANDLER2(name, str, 0x4, opc2, opc3, 0x00000000, PPC_ALTIVEC){ .opc1 = 0x4, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = str, },
9857#define GEN_VXRFORM(name, opc2, opc3){ .opc1 = 0x4, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }, { .opc1 = 0x4
, .opc2 = opc2, .opc3 = (opc3 | (0x1 << 4)), .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .
type2 = PPC_NONE, .handler = &gen_name_, }, .oname = "name"
".", }, \
9858 GEN_VXRFORM1(name, name, #name, opc2, opc3){ .opc1 = 0x4, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = #name, }, \
9859 GEN_VXRFORM1(name##_dot, name##_, #name ".", opc2, (opc3 | (0x1 << 4))){ .opc1 = 0x4, .opc2 = opc2, .opc3 = (opc3 | (0x1 << 4)
), .pad = { 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_name##_, }, .oname =
#name ".", },
9860GEN_VXRFORM(vcmpequb, 3, 0){ .opc1 = 0x4, .opc2 = 3, .opc3 = 0, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpequb, }, .oname = "vcmpequb", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (0 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpequb_, }, .oname
= "vcmpequb" ".", },
9861GEN_VXRFORM(vcmpequh, 3, 1){ .opc1 = 0x4, .opc2 = 3, .opc3 = 1, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpequh, }, .oname = "vcmpequh", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (1 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpequh_, }, .oname
= "vcmpequh" ".", },
9862GEN_VXRFORM(vcmpequw, 3, 2){ .opc1 = 0x4, .opc2 = 3, .opc3 = 2, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpequw, }, .oname = "vcmpequw", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (2 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpequw_, }, .oname
= "vcmpequw" ".", },
9863GEN_VXRFORM(vcmpgtsb, 3, 12){ .opc1 = 0x4, .opc2 = 3, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtsb, }, .oname = "vcmpgtsb", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (12 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtsb_, }, .oname
= "vcmpgtsb" ".", },
9864GEN_VXRFORM(vcmpgtsh, 3, 13){ .opc1 = 0x4, .opc2 = 3, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtsh, }, .oname = "vcmpgtsh", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (13 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtsh_, }, .oname
= "vcmpgtsh" ".", },
9865GEN_VXRFORM(vcmpgtsw, 3, 14){ .opc1 = 0x4, .opc2 = 3, .opc3 = 14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtsw, }, .oname = "vcmpgtsw", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (14 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtsw_, }, .oname
= "vcmpgtsw" ".", },
9866GEN_VXRFORM(vcmpgtub, 3, 8){ .opc1 = 0x4, .opc2 = 3, .opc3 = 8, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtub, }, .oname = "vcmpgtub", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (8 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtub_, }, .oname
= "vcmpgtub" ".", },
9867GEN_VXRFORM(vcmpgtuh, 3, 9){ .opc1 = 0x4, .opc2 = 3, .opc3 = 9, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtuh, }, .oname = "vcmpgtuh", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (9 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtuh_, }, .oname
= "vcmpgtuh" ".", },
9868GEN_VXRFORM(vcmpgtuw, 3, 10){ .opc1 = 0x4, .opc2 = 3, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtuw, }, .oname = "vcmpgtuw", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (10 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtuw_, }, .oname
= "vcmpgtuw" ".", },
9869GEN_VXRFORM(vcmpeqfp, 3, 3){ .opc1 = 0x4, .opc2 = 3, .opc3 = 3, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpeqfp, }, .oname = "vcmpeqfp", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (3 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpeqfp_, }, .oname
= "vcmpeqfp" ".", },
9870GEN_VXRFORM(vcmpgefp, 3, 7){ .opc1 = 0x4, .opc2 = 3, .opc3 = 7, .pad = { 0, }, .handler =
{ .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgefp, }, .oname = "vcmpgefp", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (7 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgefp_, }, .oname
= "vcmpgefp" ".", },
9871GEN_VXRFORM(vcmpgtfp, 3, 11){ .opc1 = 0x4, .opc2 = 3, .opc3 = 11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpgtfp, }, .oname = "vcmpgtfp", }, { .
opc1 = 0x4, .opc2 = 3, .opc3 = (11 | (0x1 << 4)), .pad =
{ 0, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC
, .type2 = PPC_NONE, .handler = &gen_vcmpgtfp_, }, .oname
= "vcmpgtfp" ".", },
9872GEN_VXRFORM(vcmpbfp, 3, 15){ .opc1 = 0x4, .opc2 = 3, .opc3 = 15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcmpbfp, }, .oname = "vcmpbfp", }, { .opc1
= 0x4, .opc2 = 3, .opc3 = (15 | (0x1 << 4)), .pad = { 0
, }, .handler = { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .
type2 = PPC_NONE, .handler = &gen_vcmpbfp_, }, .oname = "vcmpbfp"
".", },
9873
9874#undef GEN_VXFORM_SIMM
9875#define GEN_VXFORM_SIMM(name, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
9876 GEN_HANDLER(name, 0x04, opc2, opc3, 0x00000000, PPC_ALTIVEC){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9877GEN_VXFORM_SIMM(vspltisb, 6, 12){ .opc1 = 0x04, .opc2 = 6, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vspltisb, }, .oname = "vspltisb", },
9878GEN_VXFORM_SIMM(vspltish, 6, 13){ .opc1 = 0x04, .opc2 = 6, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vspltish, }, .oname = "vspltish", },
9879GEN_VXFORM_SIMM(vspltisw, 6, 14){ .opc1 = 0x04, .opc2 = 6, .opc3 = 14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vspltisw, }, .oname = "vspltisw", },
9880
9881#undef GEN_VXFORM_NOA
9882#define GEN_VXFORM_NOA(name, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
9883 GEN_HANDLER(name, 0x04, opc2, opc3, 0x001f0000, PPC_ALTIVEC){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9884GEN_VXFORM_NOA(vupkhsb, 7, 8){ .opc1 = 0x04, .opc2 = 7, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupkhsb, }, .oname = "vupkhsb", },
9885GEN_VXFORM_NOA(vupkhsh, 7, 9){ .opc1 = 0x04, .opc2 = 7, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupkhsh, }, .oname = "vupkhsh", },
9886GEN_VXFORM_NOA(vupklsb, 7, 10){ .opc1 = 0x04, .opc2 = 7, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupklsb, }, .oname = "vupklsb", },
9887GEN_VXFORM_NOA(vupklsh, 7, 11){ .opc1 = 0x04, .opc2 = 7, .opc3 = 11, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupklsh, }, .oname = "vupklsh", },
9888GEN_VXFORM_NOA(vupkhpx, 7, 13){ .opc1 = 0x04, .opc2 = 7, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupkhpx, }, .oname = "vupkhpx", },
9889GEN_VXFORM_NOA(vupklpx, 7, 15){ .opc1 = 0x04, .opc2 = 7, .opc3 = 15, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vupklpx, }, .oname = "vupklpx", },
9890GEN_VXFORM_NOA(vrefp, 5, 4){ .opc1 = 0x04, .opc2 = 5, .opc3 = 4, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrefp, }, .oname = "vrefp", },
9891GEN_VXFORM_NOA(vrsqrtefp, 5, 5){ .opc1 = 0x04, .opc2 = 5, .opc3 = 5, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrsqrtefp, }, .oname = "vrsqrtefp", },
9892GEN_VXFORM_NOA(vexptefp, 5, 6){ .opc1 = 0x04, .opc2 = 5, .opc3 = 6, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vexptefp, }, .oname = "vexptefp", },
9893GEN_VXFORM_NOA(vlogefp, 5, 7){ .opc1 = 0x04, .opc2 = 5, .opc3 = 7, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vlogefp, }, .oname = "vlogefp", },
9894GEN_VXFORM_NOA(vrfim, 5, 8){ .opc1 = 0x04, .opc2 = 5, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrfim, }, .oname = "vrfim", },
9895GEN_VXFORM_NOA(vrfin, 5, 9){ .opc1 = 0x04, .opc2 = 5, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrfin, }, .oname = "vrfin", },
9896GEN_VXFORM_NOA(vrfip, 5, 10){ .opc1 = 0x04, .opc2 = 5, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrfip, }, .oname = "vrfip", },
9897GEN_VXFORM_NOA(vrfiz, 5, 11){ .opc1 = 0x04, .opc2 = 5, .opc3 = 11, .pad = { 0, }, .handler
= { .inval1 = 0x001f0000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vrfiz, }, .oname = "vrfiz", },
9898
9899#undef GEN_VXFORM_UIMM
9900#define GEN_VXFORM_UIMM(name, opc2, opc3){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \
9901 GEN_HANDLER(name, 0x04, opc2, opc3, 0x00000000, PPC_ALTIVEC){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
9902GEN_VXFORM_UIMM(vspltb, 6, 8){ .opc1 = 0x04, .opc2 = 6, .opc3 = 8, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vspltb, }, .oname = "vspltb", },
9903GEN_VXFORM_UIMM(vsplth, 6, 9){ .opc1 = 0x04, .opc2 = 6, .opc3 = 9, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsplth, }, .oname = "vsplth", },
9904GEN_VXFORM_UIMM(vspltw, 6, 10){ .opc1 = 0x04, .opc2 = 6, .opc3 = 10, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vspltw, }, .oname = "vspltw", },
9905GEN_VXFORM_UIMM(vcfux, 5, 12){ .opc1 = 0x04, .opc2 = 5, .opc3 = 12, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcfux, }, .oname = "vcfux", },
9906GEN_VXFORM_UIMM(vcfsx, 5, 13){ .opc1 = 0x04, .opc2 = 5, .opc3 = 13, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vcfsx, }, .oname = "vcfsx", },
9907GEN_VXFORM_UIMM(vctuxs, 5, 14){ .opc1 = 0x04, .opc2 = 5, .opc3 = 14, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vctuxs, }, .oname = "vctuxs", },
9908GEN_VXFORM_UIMM(vctsxs, 5, 15){ .opc1 = 0x04, .opc2 = 5, .opc3 = 15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vctsxs, }, .oname = "vctsxs", },
9909
9910#undef GEN_VAFORM_PAIRED
9911#define GEN_VAFORM_PAIRED(name0, name1, opc2){ .opc1 = 0x04, .opc2 = opc2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name0_name1, }, .oname = "name0_name1",
} \
9912 GEN_HANDLER(name0##_##name1, 0x04, opc2, 0xFF, 0x00000000, PPC_ALTIVEC){ .opc1 = 0x04, .opc2 = opc2, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_name0##_##name1, }, .oname = "name0##_##name1"
, }
9913GEN_VAFORM_PAIRED(vmhaddshs, vmhraddshs, 16){ .opc1 = 0x04, .opc2 = 16, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmhaddshs_vmhraddshs, }, .oname = "vmhaddshs_vmhraddshs"
, },
9914GEN_VAFORM_PAIRED(vmsumubm, vmsummbm, 18){ .opc1 = 0x04, .opc2 = 18, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmsumubm_vmsummbm, }, .oname = "vmsumubm_vmsummbm"
, },
9915GEN_VAFORM_PAIRED(vmsumuhm, vmsumuhs, 19){ .opc1 = 0x04, .opc2 = 19, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmsumuhm_vmsumuhs, }, .oname = "vmsumuhm_vmsumuhs"
, },
9916GEN_VAFORM_PAIRED(vmsumshm, vmsumshs, 20){ .opc1 = 0x04, .opc2 = 20, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmsumshm_vmsumshs, }, .oname = "vmsumshm_vmsumshs"
, },
9917GEN_VAFORM_PAIRED(vsel, vperm, 21){ .opc1 = 0x04, .opc2 = 21, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vsel_vperm, }, .oname = "vsel_vperm", },
9918GEN_VAFORM_PAIRED(vmaddfp, vnmsubfp, 23){ .opc1 = 0x04, .opc2 = 23, .opc3 = 0xFF, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_ALTIVEC, .type2 = PPC_NONE
, .handler = &gen_vmaddfp_vnmsubfp, }, .oname = "vmaddfp_vnmsubfp"
, },
9919
9920GEN_HANDLER_E(lxsdx, 0x1F, 0x0C, 0x12, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x1F, .opc2 = 0x0C, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_lxsdx, }, .oname = "lxsdx", },
9921GEN_HANDLER_E(lxvd2x, 0x1F, 0x0C, 0x1A, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x1F, .opc2 = 0x0C, .opc3 = 0x1A, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_lxvd2x, }, .oname = "lxvd2x", },
9922GEN_HANDLER_E(lxvdsx, 0x1F, 0x0C, 0x0A, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x1F, .opc2 = 0x0C, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_lxvdsx, }, .oname = "lxvdsx", },
9923GEN_HANDLER_E(lxvw4x, 0x1F, 0x0C, 0x18, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x1F, .opc2 = 0x0C, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_lxvw4x, }, .oname = "lxvw4x", },
9924
9925GEN_HANDLER_E(stxsdx, 0x1F, 0xC, 0x16, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x1F, .opc2 = 0xC, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_stxsdx, }, .oname = "stxsdx", },
9926GEN_HANDLER_E(stxvd2x, 0x1F, 0xC, 0x1E, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x1F, .opc2 = 0xC, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_stxvd2x, }, .oname = "stxvd2x", },
9927GEN_HANDLER_E(stxvw4x, 0x1F, 0xC, 0x1C, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x1F, .opc2 = 0xC, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_stxvw4x, }, .oname = "stxvw4x", },
9928
9929#undef GEN_XX2FORM
9930#define GEN_XX2FORM(name, opc2, opc3, fl2){ .opc1 = 0x3C, .opc2 = opc2 | 0, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = "name", }, { .opc1 = 0x3C
, .opc2 = opc2 | 1, .opc3 = opc3, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = fl2, .handler = &
gen_name, }, .oname = "name", } \{ .opc1 = 0x3C, .opc2 = opc2 | 0, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }
9931GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 0, opc3, 0, PPC_NONE, fl2){ .opc1 = 0x3C, .opc2 = opc2 | 0, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }, \{ .opc1 = 0x3C, .opc2 = opc2 | 1, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }
9932GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 1, opc3, 0, PPC_NONE, fl2){ .opc1 = 0x3C, .opc2 = opc2 | 1, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }
9933
9934#undef GEN_XX3FORM
9935#define GEN_XX3FORM(name, opc2, opc3, fl2){ .opc1 = 0x3C, .opc2 = opc2 | 0, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = "name", }, { .opc1 = 0x3C
, .opc2 = opc2 | 1, .opc3 = opc3, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = fl2, .handler = &
gen_name, }, .oname = "name", }, { .opc1 = 0x3C, .opc2 = opc2
| 2, .opc3 = opc3, .pad = { 0, }, .handler = { .inval1 = 0, .
type = PPC_NONE, .type2 = fl2, .handler = &gen_name, }, .
oname = "name", }, { .opc1 = 0x3C, .opc2 = opc2 | 3, .opc3 = opc3
, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .
type2 = fl2, .handler = &gen_name, }, .oname = "name", } \{ .opc1 = 0x3C, .opc2 = opc2 | 0, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }
9936GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 0, opc3, 0, PPC_NONE, fl2){ .opc1 = 0x3C, .opc2 = opc2 | 0, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }, \{ .opc1 = 0x3C, .opc2 = opc2 | 1, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }
9937GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 1, opc3, 0, PPC_NONE, fl2){ .opc1 = 0x3C, .opc2 = opc2 | 1, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }, \{ .opc1 = 0x3C, .opc2 = opc2 | 2, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }
9938GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 2, opc3, 0, PPC_NONE, fl2){ .opc1 = 0x3C, .opc2 = opc2 | 2, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }, \{ .opc1 = 0x3C, .opc2 = opc2 | 3, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }
9939GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 3, opc3, 0, PPC_NONE, fl2){ .opc1 = 0x3C, .opc2 = opc2 | 3, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = #name, }
9940
9941#undef GEN_XX3FORM_DM
9942#define GEN_XX3FORM_DM(name, opc2, opc3){ .opc1 = 0x3C, .opc2 = opc2|0x00, .opc3 = opc3|0x00, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = "name", },{ .opc1 = 0x3C
, .opc2 = opc2|0x01, .opc3 = opc3|0x00, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_name, }, .oname = "name", },{ .opc1 = 0x3C, .opc2
= opc2|0x02, .opc3 = opc3|0x00, .pad = { 0, }, .handler = { .
inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &
gen_name, }, .oname = "name", },{ .opc1 = 0x3C, .opc2 = opc2|
0x03, .opc3 = opc3|0x00, .pad = { 0, }, .handler = { .inval1 =
0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_name
, }, .oname = "name", },{ .opc1 = 0x3C, .opc2 = opc2|0x00, .opc3
= opc3|0x04, .pad = { 0, }, .handler = { .inval1 = 0, .type =
PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_name, }, .oname
= "name", },{ .opc1 = 0x3C, .opc2 = opc2|0x01, .opc3 = opc3|
0x04, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_name, }, .oname = "name"
, },{ .opc1 = 0x3C, .opc2 = opc2|0x02, .opc3 = opc3|0x04, .pad
= { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2
= PPC2_VSX, .handler = &gen_name, }, .oname = "name", },
{ .opc1 = 0x3C, .opc2 = opc2|0x03, .opc3 = opc3|0x04, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = "name", },{ .opc1 = 0x3C
, .opc2 = opc2|0x00, .opc3 = opc3|0x08, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_name, }, .oname = "name", },{ .opc1 = 0x3C, .opc2
= opc2|0x01, .opc3 = opc3|0x08, .pad = { 0, }, .handler = { .
inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &
gen_name, }, .oname = "name", },{ .opc1 = 0x3C, .opc2 = opc2|
0x02, .opc3 = opc3|0x08, .pad = { 0, }, .handler = { .inval1 =
0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_name
, }, .oname = "name", },{ .opc1 = 0x3C, .opc2 = opc2|0x03, .opc3
= opc3|0x08, .pad = { 0, }, .handler = { .inval1 = 0, .type =
PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_name, }, .oname
= "name", },{ .opc1 = 0x3C, .opc2 = opc2|0x00, .opc3 = opc3|
0x0C, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_name, }, .oname = "name"
, },{ .opc1 = 0x3C, .opc2 = opc2|0x01, .opc3 = opc3|0x0C, .pad
= { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2
= PPC2_VSX, .handler = &gen_name, }, .oname = "name", },
{ .opc1 = 0x3C, .opc2 = opc2|0x02, .opc3 = opc3|0x0C, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = "name", },{ .opc1 = 0x3C
, .opc2 = opc2|0x03, .opc3 = opc3|0x0C, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_name, }, .oname = "name", } \{ .opc1 = 0x3C, .opc2 = opc2|0x00, .opc3 = opc3|0x00, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9943GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x00, opc3|0x00, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x00, .opc3 = opc3|0x00, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x01, .opc3 = opc3|0x00, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9944GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x01, opc3|0x00, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x01, .opc3 = opc3|0x00, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x02, .opc3 = opc3|0x00, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9945GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x02, opc3|0x00, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x02, .opc3 = opc3|0x00, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x03, .opc3 = opc3|0x00, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9946GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x03, opc3|0x00, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x03, .opc3 = opc3|0x00, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x00, .opc3 = opc3|0x04, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9947GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x00, opc3|0x04, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x00, .opc3 = opc3|0x04, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x01, .opc3 = opc3|0x04, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9948GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x01, opc3|0x04, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x01, .opc3 = opc3|0x04, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x02, .opc3 = opc3|0x04, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9949GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x02, opc3|0x04, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x02, .opc3 = opc3|0x04, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x03, .opc3 = opc3|0x04, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9950GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x03, opc3|0x04, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x03, .opc3 = opc3|0x04, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x00, .opc3 = opc3|0x08, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9951GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x00, opc3|0x08, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x00, .opc3 = opc3|0x08, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x01, .opc3 = opc3|0x08, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9952GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x01, opc3|0x08, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x01, .opc3 = opc3|0x08, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x02, .opc3 = opc3|0x08, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9953GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x02, opc3|0x08, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x02, .opc3 = opc3|0x08, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x03, .opc3 = opc3|0x08, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9954GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x03, opc3|0x08, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x03, .opc3 = opc3|0x08, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x00, .opc3 = opc3|0x0C, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9955GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x00, opc3|0x0C, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x00, .opc3 = opc3|0x0C, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x01, .opc3 = opc3|0x0C, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9956GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x01, opc3|0x0C, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x01, .opc3 = opc3|0x0C, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x02, .opc3 = opc3|0x0C, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9957GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x02, opc3|0x0C, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x02, .opc3 = opc3|0x0C, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, },\{ .opc1 = 0x3C, .opc2 = opc2|0x03, .opc3 = opc3|0x0C, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9958GEN_HANDLER2_E(name, #name, 0x3C, opc2|0x03, opc3|0x0C, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = opc2|0x03, .opc3 = opc3|0x0C, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_name, }, .oname = #name, }
9959
9960GEN_XX2FORM(xsabsdp, 0x12, 0x15, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x12 | 0, .opc3 = 0x15, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xsabsdp, }, .oname = "xsabsdp", }, { .opc1
= 0x3C, .opc2 = 0x12 | 1, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xsabsdp, }, .oname = "xsabsdp", },
9961GEN_XX2FORM(xsnabsdp, 0x12, 0x16, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x12 | 0, .opc3 = 0x16, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xsnabsdp, }, .oname = "xsnabsdp", }, { .
opc1 = 0x3C, .opc2 = 0x12 | 1, .opc3 = 0x16, .pad = { 0, }, .
handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX,
.handler = &gen_xsnabsdp, }, .oname = "xsnabsdp", },
9962GEN_XX2FORM(xsnegdp, 0x12, 0x17, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x12 | 0, .opc3 = 0x17, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xsnegdp, }, .oname = "xsnegdp", }, { .opc1
= 0x3C, .opc2 = 0x12 | 1, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xsnegdp, }, .oname = "xsnegdp", },
9963GEN_XX3FORM(xscpsgndp, 0x00, 0x16, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x00 | 0, .opc3 = 0x16, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xscpsgndp, }, .oname = "xscpsgndp", }, {
.opc1 = 0x3C, .opc2 = 0x00 | 1, .opc3 = 0x16, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xscpsgndp, }, .oname = "xscpsgndp", }, {
.opc1 = 0x3C, .opc2 = 0x00 | 2, .opc3 = 0x16, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xscpsgndp, }, .oname = "xscpsgndp", }, {
.opc1 = 0x3C, .opc2 = 0x00 | 3, .opc3 = 0x16, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xscpsgndp, }, .oname = "xscpsgndp", },
9964
9965GEN_XX2FORM(xvabsdp, 0x12, 0x1D, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x12 | 0, .opc3 = 0x1D, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvabsdp, }, .oname = "xvabsdp", }, { .opc1
= 0x3C, .opc2 = 0x12 | 1, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xvabsdp, }, .oname = "xvabsdp", },
9966GEN_XX2FORM(xvnabsdp, 0x12, 0x1E, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x12 | 0, .opc3 = 0x1E, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvnabsdp, }, .oname = "xvnabsdp", }, { .
opc1 = 0x3C, .opc2 = 0x12 | 1, .opc3 = 0x1E, .pad = { 0, }, .
handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX,
.handler = &gen_xvnabsdp, }, .oname = "xvnabsdp", },
9967GEN_XX2FORM(xvnegdp, 0x12, 0x1F, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x12 | 0, .opc3 = 0x1F, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvnegdp, }, .oname = "xvnegdp", }, { .opc1
= 0x3C, .opc2 = 0x12 | 1, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xvnegdp, }, .oname = "xvnegdp", },
9968GEN_XX3FORM(xvcpsgndp, 0x00, 0x1E, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x00 | 0, .opc3 = 0x1E, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvcpsgndp, }, .oname = "xvcpsgndp", }, {
.opc1 = 0x3C, .opc2 = 0x00 | 1, .opc3 = 0x1E, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvcpsgndp, }, .oname = "xvcpsgndp", }, {
.opc1 = 0x3C, .opc2 = 0x00 | 2, .opc3 = 0x1E, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvcpsgndp, }, .oname = "xvcpsgndp", }, {
.opc1 = 0x3C, .opc2 = 0x00 | 3, .opc3 = 0x1E, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvcpsgndp, }, .oname = "xvcpsgndp", },
9969GEN_XX2FORM(xvabssp, 0x12, 0x19, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x12 | 0, .opc3 = 0x19, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvabssp, }, .oname = "xvabssp", }, { .opc1
= 0x3C, .opc2 = 0x12 | 1, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xvabssp, }, .oname = "xvabssp", },
9970GEN_XX2FORM(xvnabssp, 0x12, 0x1A, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x12 | 0, .opc3 = 0x1A, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvnabssp, }, .oname = "xvnabssp", }, { .
opc1 = 0x3C, .opc2 = 0x12 | 1, .opc3 = 0x1A, .pad = { 0, }, .
handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX,
.handler = &gen_xvnabssp, }, .oname = "xvnabssp", },
9971GEN_XX2FORM(xvnegsp, 0x12, 0x1B, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x12 | 0, .opc3 = 0x1B, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvnegsp, }, .oname = "xvnegsp", }, { .opc1
= 0x3C, .opc2 = 0x12 | 1, .opc3 = 0x1B, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xvnegsp, }, .oname = "xvnegsp", },
9972GEN_XX3FORM(xvcpsgnsp, 0x00, 0x1A, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x00 | 0, .opc3 = 0x1A, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvcpsgnsp, }, .oname = "xvcpsgnsp", }, {
.opc1 = 0x3C, .opc2 = 0x00 | 1, .opc3 = 0x1A, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvcpsgnsp, }, .oname = "xvcpsgnsp", }, {
.opc1 = 0x3C, .opc2 = 0x00 | 2, .opc3 = 0x1A, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvcpsgnsp, }, .oname = "xvcpsgnsp", }, {
.opc1 = 0x3C, .opc2 = 0x00 | 3, .opc3 = 0x1A, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xvcpsgnsp, }, .oname = "xvcpsgnsp", },
9973
9974#undef VSX_LOGICAL
9975#define VSX_LOGICAL(name, opc2, opc3, fl2){ .opc1 = 0x3C, .opc2 = opc2 | 0, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = "name", }, { .opc1 = 0x3C
, .opc2 = opc2 | 1, .opc3 = opc3, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = fl2, .handler = &
gen_name, }, .oname = "name", }, { .opc1 = 0x3C, .opc2 = opc2
| 2, .opc3 = opc3, .pad = { 0, }, .handler = { .inval1 = 0, .
type = PPC_NONE, .type2 = fl2, .handler = &gen_name, }, .
oname = "name", }, { .opc1 = 0x3C, .opc2 = opc2 | 3, .opc3 = opc3
, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .
type2 = fl2, .handler = &gen_name, }, .oname = "name", } \{ .opc1 = 0x3C, .opc2 = opc2 | 0, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = "name", }, { .opc1 = 0x3C
, .opc2 = opc2 | 1, .opc3 = opc3, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = fl2, .handler = &
gen_name, }, .oname = "name", }, { .opc1 = 0x3C, .opc2 = opc2
| 2, .opc3 = opc3, .pad = { 0, }, .handler = { .inval1 = 0, .
type = PPC_NONE, .type2 = fl2, .handler = &gen_name, }, .
oname = "name", }, { .opc1 = 0x3C, .opc2 = opc2 | 3, .opc3 = opc3
, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .
type2 = fl2, .handler = &gen_name, }, .oname = "name", }
9976GEN_XX3FORM(name, opc2, opc3, fl2){ .opc1 = 0x3C, .opc2 = opc2 | 0, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = fl2, .
handler = &gen_name, }, .oname = "name", }, { .opc1 = 0x3C
, .opc2 = opc2 | 1, .opc3 = opc3, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = fl2, .handler = &
gen_name, }, .oname = "name", }, { .opc1 = 0x3C, .opc2 = opc2
| 2, .opc3 = opc3, .pad = { 0, }, .handler = { .inval1 = 0, .
type = PPC_NONE, .type2 = fl2, .handler = &gen_name, }, .
oname = "name", }, { .opc1 = 0x3C, .opc2 = opc2 | 3, .opc3 = opc3
, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .
type2 = fl2, .handler = &gen_name, }, .oname = "name", }
9977
9978VSX_LOGICAL(xxland, 0x8, 0x10, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x8 | 0, .opc3 = 0x10, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxland, }, .oname = "xxland", }, { .opc1
= 0x3C, .opc2 = 0x8 | 1, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxland, }, .oname = "xxland", }, { .opc1 = 0x3C, .
opc2 = 0x8 | 2, .opc3 = 0x10, .pad = { 0, }, .handler = { .inval1
= 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxland
, }, .oname = "xxland", }, { .opc1 = 0x3C, .opc2 = 0x8 | 3, .
opc3 = 0x10, .pad = { 0, }, .handler = { .inval1 = 0, .type =
PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxland, }, .
oname = "xxland", },
9979VSX_LOGICAL(xxlandc, 0x8, 0x11, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x8 | 0, .opc3 = 0x11, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxlandc, }, .oname = "xxlandc", }, { .opc1
= 0x3C, .opc2 = 0x8 | 1, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxlandc, }, .oname = "xxlandc", }, { .opc1 = 0x3C
, .opc2 = 0x8 | 2, .opc3 = 0x11, .pad = { 0, }, .handler = { .
inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &
gen_xxlandc, }, .oname = "xxlandc", }, { .opc1 = 0x3C, .opc2 =
0x8 | 3, .opc3 = 0x11, .pad = { 0, }, .handler = { .inval1 =
0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxlandc
, }, .oname = "xxlandc", },
9980VSX_LOGICAL(xxlor, 0x8, 0x12, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x8 | 0, .opc3 = 0x12, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxlor, }, .oname = "xxlor", }, { .opc1 =
0x3C, .opc2 = 0x8 | 1, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxlor, }, .oname = "xxlor", }, { .opc1 = 0x3C, .opc2
= 0x8 | 2, .opc3 = 0x12, .pad = { 0, }, .handler = { .inval1
= 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxlor
, }, .oname = "xxlor", }, { .opc1 = 0x3C, .opc2 = 0x8 | 3, .opc3
= 0x12, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxlor, }, .oname = "xxlor"
, },
9981VSX_LOGICAL(xxlxor, 0x8, 0x13, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x8 | 0, .opc3 = 0x13, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxlxor, }, .oname = "xxlxor", }, { .opc1
= 0x3C, .opc2 = 0x8 | 1, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxlxor, }, .oname = "xxlxor", }, { .opc1 = 0x3C, .
opc2 = 0x8 | 2, .opc3 = 0x13, .pad = { 0, }, .handler = { .inval1
= 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxlxor
, }, .oname = "xxlxor", }, { .opc1 = 0x3C, .opc2 = 0x8 | 3, .
opc3 = 0x13, .pad = { 0, }, .handler = { .inval1 = 0, .type =
PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxlxor, }, .
oname = "xxlxor", },
9982VSX_LOGICAL(xxlnor, 0x8, 0x14, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x8 | 0, .opc3 = 0x14, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxlnor, }, .oname = "xxlnor", }, { .opc1
= 0x3C, .opc2 = 0x8 | 1, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxlnor, }, .oname = "xxlnor", }, { .opc1 = 0x3C, .
opc2 = 0x8 | 2, .opc3 = 0x14, .pad = { 0, }, .handler = { .inval1
= 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxlnor
, }, .oname = "xxlnor", }, { .opc1 = 0x3C, .opc2 = 0x8 | 3, .
opc3 = 0x14, .pad = { 0, }, .handler = { .inval1 = 0, .type =
PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxlnor, }, .
oname = "xxlnor", },
9983GEN_XX3FORM(xxmrghw, 0x08, 0x02, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x08 | 0, .opc3 = 0x02, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxmrghw, }, .oname = "xxmrghw", }, { .opc1
= 0x3C, .opc2 = 0x08 | 1, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxmrghw, }, .oname = "xxmrghw", }, { .opc1 = 0x3C
, .opc2 = 0x08 | 2, .opc3 = 0x02, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxmrghw, }, .oname = "xxmrghw", }, { .opc1 = 0x3C, .
opc2 = 0x08 | 3, .opc3 = 0x02, .pad = { 0, }, .handler = { .inval1
= 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxmrghw
, }, .oname = "xxmrghw", },
9984GEN_XX3FORM(xxmrglw, 0x08, 0x06, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x08 | 0, .opc3 = 0x06, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxmrglw, }, .oname = "xxmrglw", }, { .opc1
= 0x3C, .opc2 = 0x08 | 1, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxmrglw, }, .oname = "xxmrglw", }, { .opc1 = 0x3C
, .opc2 = 0x08 | 2, .opc3 = 0x06, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxmrglw, }, .oname = "xxmrglw", }, { .opc1 = 0x3C, .
opc2 = 0x08 | 3, .opc3 = 0x06, .pad = { 0, }, .handler = { .inval1
= 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxmrglw
, }, .oname = "xxmrglw", },
9985GEN_XX2FORM(xxspltw, 0x08, 0x0A, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x08 | 0, .opc3 = 0x0A, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxspltw, }, .oname = "xxspltw", }, { .opc1
= 0x3C, .opc2 = 0x08 | 1, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxspltw, }, .oname = "xxspltw", },
9986GEN_XX3FORM_DM(xxsldwi, 0x08, 0x00){ .opc1 = 0x3C, .opc2 = 0x08|0x00, .opc3 = 0x00|0x00, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x01, .opc3 = 0x00|0x00, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x02, .opc3 = 0x00|0x00, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x03, .opc3 = 0x00|0x00, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x00, .opc3 = 0x00|0x04, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x01, .opc3 = 0x00|0x04, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x02, .opc3 = 0x00|0x04, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x03, .opc3 = 0x00|0x04, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x00, .opc3 = 0x00|0x08, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x01, .opc3 = 0x00|0x08, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x02, .opc3 = 0x00|0x08, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x03, .opc3 = 0x00|0x08, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x00, .opc3 = 0x00|0x0C, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x01, .opc3 = 0x00|0x0C, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x02, .opc3 = 0x00|0x0C, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },{ .opc1
= 0x3C, .opc2 = 0x08|0x03, .opc3 = 0x00|0x0C, .pad = { 0, },
.handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsldwi, }, .oname = "xxsldwi", },
9987
9988#define GEN_XXSEL_ROW(opc3){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = opc3, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= opc3, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = opc3, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = opc3, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= opc3, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = opc3, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, \{ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }
9989GEN_HANDLER2_E(xxsel, "xxsel", 0x3C, 0x18, opc3, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, \{ .opc1 = 0x3C, .opc2 = 0x19, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }
9990GEN_HANDLER2_E(xxsel, "xxsel", 0x3C, 0x19, opc3, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x19, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, \{ .opc1 = 0x3C, .opc2 = 0x1A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }
9991GEN_HANDLER2_E(xxsel, "xxsel", 0x3C, 0x1A, opc3, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x1A, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, \{ .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }
9992GEN_HANDLER2_E(xxsel, "xxsel", 0x3C, 0x1B, opc3, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, \{ .opc1 = 0x3C, .opc2 = 0x1C, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }
9993GEN_HANDLER2_E(xxsel, "xxsel", 0x3C, 0x1C, opc3, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x1C, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, \{ .opc1 = 0x3C, .opc2 = 0x1D, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }
9994GEN_HANDLER2_E(xxsel, "xxsel", 0x3C, 0x1D, opc3, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x1D, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, \{ .opc1 = 0x3C, .opc2 = 0x1E, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }
9995GEN_HANDLER2_E(xxsel, "xxsel", 0x3C, 0x1E, opc3, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x1E, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, \{ .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }
9996GEN_HANDLER2_E(xxsel, "xxsel", 0x3C, 0x1F, opc3, 0, PPC_NONE, PPC2_VSX){ .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, \
9997
9998GEN_XXSEL_ROW(0x00){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x00, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x00, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x00, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x00, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x00, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x00, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x00, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x00, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
9999GEN_XXSEL_ROW(0x01){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x01, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x01, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x01, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x01, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x01, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x01, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x01, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x01, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10000GEN_XXSEL_ROW(0x02){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x02, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x02, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x02, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x02, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x02, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x02, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x02, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x02, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10001GEN_XXSEL_ROW(0x03){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x03, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x03, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x03, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x03, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x03, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x03, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x03, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x03, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10002GEN_XXSEL_ROW(0x04){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x04, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x04, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x04, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x04, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x04, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x04, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x04, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x04, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10003GEN_XXSEL_ROW(0x05){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x05, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x05, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x05, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x05, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x05, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x05, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x05, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x05, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10004GEN_XXSEL_ROW(0x06){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x06, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x06, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x06, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x06, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x06, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x06, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x06, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x06, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10005GEN_XXSEL_ROW(0x07){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x07, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x07, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x07, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x07, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x07, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x07, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x07, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x07, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10006GEN_XXSEL_ROW(0x08){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x08, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x08, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x08, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x08, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x08, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x08, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x08, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10007GEN_XXSEL_ROW(0x09){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x09, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x09, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x09, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x09, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x09, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x09, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x09, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x09, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10008GEN_XXSEL_ROW(0x0A){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x0A, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x0A, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x0A, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x0A, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x0A, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x0A, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x0A, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10009GEN_XXSEL_ROW(0x0B){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x0B, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x0B, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x0B, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x0B, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x0B, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x0B, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x0B, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10010GEN_XXSEL_ROW(0x0C){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x0C, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x0C, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x0C, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x0C, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x0C, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x0C, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x0C, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10011GEN_XXSEL_ROW(0x0D){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x0D, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x0D, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x0D, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x0D, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x0D, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x0D, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x0D, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x0D, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10012GEN_XXSEL_ROW(0x0E){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x0E, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x0E, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x0E, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x0E, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x0E, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x0E, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x0E, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x0E, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10013GEN_XXSEL_ROW(0x0F){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x0F, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x0F, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x0F, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x0F, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x0F, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x0F, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x0F, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x0F, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10014GEN_XXSEL_ROW(0x10){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x10, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x10, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x10, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x10, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x10, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x10, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x10, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x10, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10015GEN_XXSEL_ROW(0x11){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x11, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x11, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x11, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x11, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x11, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x11, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x11, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10016GEN_XXSEL_ROW(0x12){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x12, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x12, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x12, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x12, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x12, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x12, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x12, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x12, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10017GEN_XXSEL_ROW(0x13){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x13, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x13, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x13, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x13, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x13, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x13, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x13, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10018GEN_XXSEL_ROW(0x14){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x14, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x14, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x14, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x14, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x14, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x14, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x14, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x14, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10019GEN_XXSEL_ROW(0x15){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x15, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x15, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x15, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x15, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x15, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x15, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x15, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10020GEN_XXSEL_ROW(0x16){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x16, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x16, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x16, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x16, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x16, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x16, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x16, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x16, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10021GEN_XXSEL_ROW(0x17){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x17, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x17, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x17, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x17, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x17, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x17, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x17, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x17, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10022GEN_XXSEL_ROW(0x18){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x18, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x18, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x18, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x18, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x18, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x18, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x18, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x18, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10023GEN_XXSEL_ROW(0x19){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x19, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x19, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x19, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x19, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x19, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x19, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x19, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x19, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10024GEN_XXSEL_ROW(0x1A){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x1A, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x1A, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x1A, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x1A, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x1A, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x1A, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x1A, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x1A, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10025GEN_XXSEL_ROW(0x1B){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x1B, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x1B, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x1B, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x1B, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x1B, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x1B, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x1B, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x1B, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10026GEN_XXSEL_ROW(0x1C){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x1C, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x1C, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x1C, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x1C, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x1C, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x1C, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x1C, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x1C, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10027GEN_XXSEL_ROW(0x1D){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x1D, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x1D, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x1D, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x1D, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x1D, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x1D, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x1D, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x1D, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10028GEN_XXSEL_ROW(0x1E){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x1E, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x1E, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x1E, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x1E, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x1E, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x1E, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x1E, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x1E, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10029GEN_XXSEL_ROW(0x1F){ .opc1 = 0x3C, .opc2 = 0x18, .opc3 = 0x1F, .pad = { 0, }, .handler
= { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler
= &gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x19, .opc3 = 0x1F, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1A, .opc3
= 0x1F, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1B, .opc3 = 0x1F, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", }, { .opc1 =
0x3C, .opc2 = 0x1C, .opc3 = 0x1F, .pad = { 0, }, .handler = {
.inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX, .handler =
&gen_xxsel, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2
= 0x1D, .opc3 = 0x1F, .pad = { 0, }, .handler = { .inval1 = 0
, .type = PPC_NONE, .type2 = PPC2_VSX, .handler = &gen_xxsel
, }, .oname = "xxsel", }, { .opc1 = 0x3C, .opc2 = 0x1E, .opc3
= 0x1F, .pad = { 0, }, .handler = { .inval1 = 0, .type = PPC_NONE
, .type2 = PPC2_VSX, .handler = &gen_xxsel, }, .oname = "xxsel"
, }, { .opc1 = 0x3C, .opc2 = 0x1F, .opc3 = 0x1F, .pad = { 0, }
, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxsel, }, .oname = "xxsel", },
10030
10031GEN_XX3FORM_DM(xxpermdi, 0x08, 0x01){ .opc1 = 0x3C, .opc2 = 0x08|0x00, .opc3 = 0x01|0x00, .pad = {
0, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x01, .opc3 = 0x01|0x00, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x02, .opc3 = 0x01|0x00, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x03, .opc3 = 0x01|0x00, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x00, .opc3 = 0x01|0x04, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x01, .opc3 = 0x01|0x04, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x02, .opc3 = 0x01|0x04, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x03, .opc3 = 0x01|0x04, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x00, .opc3 = 0x01|0x08, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x01, .opc3 = 0x01|0x08, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x02, .opc3 = 0x01|0x08, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x03, .opc3 = 0x01|0x08, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x00, .opc3 = 0x01|0x0C, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x01, .opc3 = 0x01|0x0C, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x02, .opc3 = 0x01|0x0C, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },{ .
opc1 = 0x3C, .opc2 = 0x08|0x03, .opc3 = 0x01|0x0C, .pad = { 0
, }, .handler = { .inval1 = 0, .type = PPC_NONE, .type2 = PPC2_VSX
, .handler = &gen_xxpermdi, }, .oname = "xxpermdi", },
10032
10033#undef GEN_SPE
10034#define GEN_SPE(name0, name1, opc2, opc3, inval0, inval1, type){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval0, .inval2 = inval1, .type = type, .type2
= PPC_NONE, .handler = &gen_name0_name1, }, .oname = "name0_name1"
, } \
10035 GEN_OPCODE_DUAL(name0##_##name1, 0x04, opc2, opc3, inval0, inval1, type, PPC_NONE){ .opc1 = 0x04, .opc2 = opc2, .opc3 = opc3, .pad = { 0, }, .handler
= { .inval1 = inval0, .inval2 = inval1, .type = type, .type2
= PPC_NONE, .handler = &gen_name0##_##name1, }, .oname =
"name0##_##name1", }
10036GEN_SPE(evaddw, speundef, 0x00, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evaddw_speundef, }, .
oname = "evaddw_speundef", },
10037GEN_SPE(evaddiw, speundef, 0x01, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x01, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evaddiw_speundef, },
.oname = "evaddiw_speundef", },
10038GEN_SPE(evsubfw, speundef, 0x02, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evsubfw_speundef, },
.oname = "evsubfw_speundef", },
10039GEN_SPE(evsubifw, speundef, 0x03, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x03, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evsubifw_speundef, }
, .oname = "evsubifw_speundef", },
10040GEN_SPE(evabs, evneg, 0x04, 0x08, 0x0000F800, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evabs_evneg, }, .oname
= "evabs_evneg", },
10041GEN_SPE(evextsb, evextsh, 0x05, 0x08, 0x0000F800, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x05, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evextsb_evextsh, }, .
oname = "evextsb_evextsh", },
10042GEN_SPE(evrndw, evcntlzw, 0x06, 0x08, 0x0000F800, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evrndw_evcntlzw, }, .
oname = "evrndw_evcntlzw", },
10043GEN_SPE(evcntlsw, brinc, 0x07, 0x08, 0x0000F800, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evcntlsw_brinc, }, .
oname = "evcntlsw_brinc", },
10044GEN_SPE(evmra, speundef, 0x02, 0x13, 0x0000F800, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x13, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmra_speundef, }, .
oname = "evmra_speundef", },
10045GEN_SPE(speundef, evand, 0x08, 0x08, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evand, }, .
oname = "speundef_evand", },
10046GEN_SPE(evandc, speundef, 0x09, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x09, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evandc_speundef, }, .
oname = "evandc_speundef", },
10047GEN_SPE(evxor, evor, 0x0B, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0B, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evxor_evor, }, .oname
= "evxor_evor", },
10048GEN_SPE(evnor, eveqv, 0x0C, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evnor_eveqv, }, .oname
= "evnor_eveqv", },
10049GEN_SPE(evmwumi, evmwsmi, 0x0C, 0x11, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwumi_evmwsmi, }, .
oname = "evmwumi_evmwsmi", },
10050GEN_SPE(evmwumia, evmwsmia, 0x1C, 0x11, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x1C, .opc3 = 0x11, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwumia_evmwsmia, }
, .oname = "evmwumia_evmwsmia", },
10051GEN_SPE(evmwumiaa, evmwsmiaa, 0x0C, 0x15, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x15, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmwumiaa_evmwsmiaa,
}, .oname = "evmwumiaa_evmwsmiaa", },
10052GEN_SPE(speundef, evorc, 0x0D, 0x08, 0xFFFFFFFF, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0D, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0xFFFFFFFF, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_speundef_evorc, }, .
oname = "speundef_evorc", },
10053GEN_SPE(evnand, speundef, 0x0F, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x0F, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evnand_speundef, }, .
oname = "evnand_speundef", },
10054GEN_SPE(evsrwu, evsrws, 0x10, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x10, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evsrwu_evsrws, }, .oname
= "evsrwu_evsrws", },
10055GEN_SPE(evsrwiu, evsrwis, 0x11, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x11, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evsrwiu_evsrwis, }, .
oname = "evsrwiu_evsrwis", },
10056GEN_SPE(evslw, speundef, 0x12, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x12, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evslw_speundef, }, .
oname = "evslw_speundef", },
10057GEN_SPE(evslwi, speundef, 0x13, 0x08, 0x00000000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x13, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evslwi_speundef, }, .
oname = "evslwi_speundef", },
10058GEN_SPE(evrlw, evsplati, 0x14, 0x08, 0x00000000, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x14, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evrlw_evsplati, }, .
oname = "evrlw_evsplati", },
10059GEN_SPE(evrlwi, evsplatfi, 0x15, 0x08, 0x00000000, 0x0000F800, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x15, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x0000F800, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evrlwi_evsplatfi, },
.oname = "evrlwi_evsplatfi", },
10060GEN_SPE(evmergehi, evmergelo, 0x16, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x16, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmergehi_evmergelo,
}, .oname = "evmergehi_evmergelo", },
10061GEN_SPE(evmergehilo, evmergelohi, 0x17, 0x08, 0x00000000, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x17, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evmergehilo_evmergelohi
, }, .oname = "evmergehilo_evmergelohi", },
10062GEN_SPE(evcmpgtu, evcmpgts, 0x18, 0x08, 0x00600000, 0x00600000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x18, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evcmpgtu_evcmpgts, }
, .oname = "evcmpgtu_evcmpgts", },
10063GEN_SPE(evcmpltu, evcmplts, 0x19, 0x08, 0x00600000, 0x00600000, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x19, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evcmpltu_evcmplts, }
, .oname = "evcmpltu_evcmplts", },
10064GEN_SPE(evcmpeq, speundef, 0x1A, 0x08, 0x00600000, 0xFFFFFFFF, PPC_SPE){ .opc1 = 0x04, .opc2 = 0x1A, .opc3 = 0x08, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE
, .type2 = PPC_NONE, .handler = &gen_evcmpeq_speundef, },
.oname = "evcmpeq_speundef", },
10065
10066GEN_SPE(evfsadd, evfssub, 0x00, 0x0A, 0x00000000, 0x00000000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsadd_evfssub, }, .
oname = "evfsadd_evfssub", },
10067GEN_SPE(evfsabs, evfsnabs, 0x02, 0x0A, 0x0000F800, 0x0000F800, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsabs_evfsnabs, },
.oname = "evfsabs_evfsnabs", },
10068GEN_SPE(evfsneg, speundef, 0x03, 0x0A, 0x0000F800, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x03, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsneg_speundef, },
.oname = "evfsneg_speundef", },
10069GEN_SPE(evfsmul, evfsdiv, 0x04, 0x0A, 0x00000000, 0x00000000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsmul_evfsdiv, }, .
oname = "evfsmul_evfsdiv", },
10070GEN_SPE(evfscmpgt, evfscmplt, 0x06, 0x0A, 0x00600000, 0x00600000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfscmpgt_evfscmplt,
}, .oname = "evfscmpgt_evfscmplt", },
10071GEN_SPE(evfscmpeq, speundef, 0x07, 0x0A, 0x00600000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfscmpeq_speundef, }
, .oname = "evfscmpeq_speundef", },
10072GEN_SPE(evfscfui, evfscfsi, 0x08, 0x0A, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfscfui_evfscfsi, }
, .oname = "evfscfui_evfscfsi", },
10073GEN_SPE(evfscfuf, evfscfsf, 0x09, 0x0A, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x09, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfscfuf_evfscfsf, }
, .oname = "evfscfuf_evfscfsf", },
10074GEN_SPE(evfsctui, evfsctsi, 0x0A, 0x0A, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0A, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsctui_evfsctsi, }
, .oname = "evfsctui_evfsctsi", },
10075GEN_SPE(evfsctuf, evfsctsf, 0x0B, 0x0A, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0B, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsctuf_evfsctsf, }
, .oname = "evfsctuf_evfsctsf", },
10076GEN_SPE(evfsctuiz, speundef, 0x0C, 0x0A, 0x00180000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsctuiz_speundef, }
, .oname = "evfsctuiz_speundef", },
10077GEN_SPE(evfsctsiz, speundef, 0x0D, 0x0A, 0x00180000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0D, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfsctsiz_speundef, }
, .oname = "evfsctsiz_speundef", },
10078GEN_SPE(evfststgt, evfststlt, 0x0E, 0x0A, 0x00600000, 0x00600000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfststgt_evfststlt,
}, .oname = "evfststgt_evfststlt", },
10079GEN_SPE(evfststeq, speundef, 0x0F, 0x0A, 0x00600000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0F, .opc3 = 0x0A, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_evfststeq_speundef, }
, .oname = "evfststeq_speundef", },
10080
10081GEN_SPE(efsadd, efssub, 0x00, 0x0B, 0x00000000, 0x00000000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsadd_efssub, }, .oname
= "efsadd_efssub", },
10082GEN_SPE(efsabs, efsnabs, 0x02, 0x0B, 0x0000F800, 0x0000F800, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsabs_efsnabs, }, .
oname = "efsabs_efsnabs", },
10083GEN_SPE(efsneg, speundef, 0x03, 0x0B, 0x0000F800, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x03, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsneg_speundef, }, .
oname = "efsneg_speundef", },
10084GEN_SPE(efsmul, efsdiv, 0x04, 0x0B, 0x00000000, 0x00000000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsmul_efsdiv, }, .oname
= "efsmul_efsdiv", },
10085GEN_SPE(efscmpgt, efscmplt, 0x06, 0x0B, 0x00600000, 0x00600000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efscmpgt_efscmplt, }
, .oname = "efscmpgt_efscmplt", },
10086GEN_SPE(efscmpeq, efscfd, 0x07, 0x0B, 0x00600000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efscmpeq_efscfd, }, .
oname = "efscmpeq_efscfd", },
10087GEN_SPE(efscfui, efscfsi, 0x08, 0x0B, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efscfui_efscfsi, }, .
oname = "efscfui_efscfsi", },
10088GEN_SPE(efscfuf, efscfsf, 0x09, 0x0B, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x09, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efscfuf_efscfsf, }, .
oname = "efscfuf_efscfsf", },
10089GEN_SPE(efsctui, efsctsi, 0x0A, 0x0B, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0A, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsctui_efsctsi, }, .
oname = "efsctui_efsctsi", },
10090GEN_SPE(efsctuf, efsctsf, 0x0B, 0x0B, 0x00180000, 0x00180000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0B, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsctuf_efsctsf, }, .
oname = "efsctuf_efsctsf", },
10091GEN_SPE(efsctuiz, speundef, 0x0C, 0x0B, 0x00180000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsctuiz_speundef, }
, .oname = "efsctuiz_speundef", },
10092GEN_SPE(efsctsiz, speundef, 0x0D, 0x0B, 0x00180000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0D, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efsctsiz_speundef, }
, .oname = "efsctsiz_speundef", },
10093GEN_SPE(efststgt, efststlt, 0x0E, 0x0B, 0x00600000, 0x00600000, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efststgt_efststlt, }
, .oname = "efststgt_efststlt", },
10094GEN_SPE(efststeq, speundef, 0x0F, 0x0B, 0x00600000, 0xFFFFFFFF, PPC_SPE_SINGLE){ .opc1 = 0x04, .opc2 = 0x0F, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_SINGLE
, .type2 = PPC_NONE, .handler = &gen_efststeq_speundef, }
, .oname = "efststeq_speundef", },
10095
10096GEN_SPE(efdadd, efdsub, 0x10, 0x0B, 0x00000000, 0x00000000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x10, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdadd_efdsub, }, .oname
= "efdadd_efdsub", },
10097GEN_SPE(efdcfuid, efdcfsid, 0x11, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x11, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdcfuid_efdcfsid, }
, .oname = "efdcfuid_efdcfsid", },
10098GEN_SPE(efdabs, efdnabs, 0x12, 0x0B, 0x0000F800, 0x0000F800, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x12, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0x0000F800, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdabs_efdnabs, }, .
oname = "efdabs_efdnabs", },
10099GEN_SPE(efdneg, speundef, 0x13, 0x0B, 0x0000F800, 0xFFFFFFFF, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x13, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x0000F800, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdneg_speundef, }, .
oname = "efdneg_speundef", },
10100GEN_SPE(efdmul, efddiv, 0x14, 0x0B, 0x00000000, 0x00000000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x14, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .inval2 = 0x00000000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdmul_efddiv, }, .oname
= "efdmul_efddiv", },
10101GEN_SPE(efdctuidz, efdctsidz, 0x15, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x15, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdctuidz_efdctsidz,
}, .oname = "efdctuidz_efdctsidz", },
10102GEN_SPE(efdcmpgt, efdcmplt, 0x16, 0x0B, 0x00600000, 0x00600000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x16, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdcmpgt_efdcmplt, }
, .oname = "efdcmpgt_efdcmplt", },
10103GEN_SPE(efdcmpeq, efdcfs, 0x17, 0x0B, 0x00600000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x17, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdcmpeq_efdcfs, }, .
oname = "efdcmpeq_efdcfs", },
10104GEN_SPE(efdcfui, efdcfsi, 0x18, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x18, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdcfui_efdcfsi, }, .
oname = "efdcfui_efdcfsi", },
10105GEN_SPE(efdcfuf, efdcfsf, 0x19, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x19, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdcfuf_efdcfsf, }, .
oname = "efdcfuf_efdcfsf", },
10106GEN_SPE(efdctui, efdctsi, 0x1A, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1A, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdctui_efdctsi, }, .
oname = "efdctui_efdctsi", },
10107GEN_SPE(efdctuf, efdctsf, 0x1B, 0x0B, 0x00180000, 0x00180000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1B, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0x00180000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdctuf_efdctsf, }, .
oname = "efdctuf_efdctsf", },
10108GEN_SPE(efdctuiz, speundef, 0x1C, 0x0B, 0x00180000, 0xFFFFFFFF, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1C, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdctuiz_speundef, }
, .oname = "efdctuiz_speundef", },
10109GEN_SPE(efdctsiz, speundef, 0x1D, 0x0B, 0x00180000, 0xFFFFFFFF, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1D, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00180000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdctsiz_speundef, }
, .oname = "efdctsiz_speundef", },
10110GEN_SPE(efdtstgt, efdtstlt, 0x1E, 0x0B, 0x00600000, 0x00600000, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1E, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0x00600000, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdtstgt_efdtstlt, }
, .oname = "efdtstgt_efdtstlt", },
10111GEN_SPE(efdtsteq, speundef, 0x1F, 0x0B, 0x00600000, 0xFFFFFFFF, PPC_SPE_DOUBLE){ .opc1 = 0x04, .opc2 = 0x1F, .opc3 = 0x0B, .pad = { 0, }, .handler
= { .inval1 = 0x00600000, .inval2 = 0xFFFFFFFF, .type = PPC_SPE_DOUBLE
, .type2 = PPC_NONE, .handler = &gen_efdtsteq_speundef, }
, .oname = "efdtsteq_speundef", },
10112
10113#undef GEN_SPEOP_LDST
10114#define GEN_SPEOP_LDST(name, opc2, sh){ .opc1 = 0x04, .opc2 = opc2, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", } \{ .opc1 = 0x04, .opc2 = opc2, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
10115GEN_HANDLER(name, 0x04, opc2, 0x0C, 0x00000000, PPC_SPE){ .opc1 = 0x04, .opc2 = opc2, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_name, }, .oname = "name", }
10116GEN_SPEOP_LDST(evldd, 0x00, 3){ .opc1 = 0x04, .opc2 = 0x00, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evldd, }, .oname = "evldd", },
10117GEN_SPEOP_LDST(evldw, 0x01, 3){ .opc1 = 0x04, .opc2 = 0x01, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evldw, }, .oname = "evldw", },
10118GEN_SPEOP_LDST(evldh, 0x02, 3){ .opc1 = 0x04, .opc2 = 0x02, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evldh, }, .oname = "evldh", },
10119GEN_SPEOP_LDST(evlhhesplat, 0x04, 1){ .opc1 = 0x04, .opc2 = 0x04, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlhhesplat, }, .oname = "evlhhesplat",
},
10120GEN_SPEOP_LDST(evlhhousplat, 0x06, 1){ .opc1 = 0x04, .opc2 = 0x06, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlhhousplat, }, .oname = "evlhhousplat"
, },
10121GEN_SPEOP_LDST(evlhhossplat, 0x07, 1){ .opc1 = 0x04, .opc2 = 0x07, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlhhossplat, }, .oname = "evlhhossplat"
, },
10122GEN_SPEOP_LDST(evlwhe, 0x08, 2){ .opc1 = 0x04, .opc2 = 0x08, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlwhe, }, .oname = "evlwhe", },
10123GEN_SPEOP_LDST(evlwhou, 0x0A, 2){ .opc1 = 0x04, .opc2 = 0x0A, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlwhou, }, .oname = "evlwhou", },
10124GEN_SPEOP_LDST(evlwhos, 0x0B, 2){ .opc1 = 0x04, .opc2 = 0x0B, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlwhos, }, .oname = "evlwhos", },
10125GEN_SPEOP_LDST(evlwwsplat, 0x0C, 2){ .opc1 = 0x04, .opc2 = 0x0C, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlwwsplat, }, .oname = "evlwwsplat", },
10126GEN_SPEOP_LDST(evlwhsplat, 0x0E, 2){ .opc1 = 0x04, .opc2 = 0x0E, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evlwhsplat, }, .oname = "evlwhsplat", },
10127
10128GEN_SPEOP_LDST(evstdd, 0x10, 3){ .opc1 = 0x04, .opc2 = 0x10, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstdd, }, .oname = "evstdd", },
10129GEN_SPEOP_LDST(evstdw, 0x11, 3){ .opc1 = 0x04, .opc2 = 0x11, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstdw, }, .oname = "evstdw", },
10130GEN_SPEOP_LDST(evstdh, 0x12, 3){ .opc1 = 0x04, .opc2 = 0x12, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstdh, }, .oname = "evstdh", },
10131GEN_SPEOP_LDST(evstwhe, 0x18, 2){ .opc1 = 0x04, .opc2 = 0x18, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstwhe, }, .oname = "evstwhe", },
10132GEN_SPEOP_LDST(evstwho, 0x1A, 2){ .opc1 = 0x04, .opc2 = 0x1A, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstwho, }, .oname = "evstwho", },
10133GEN_SPEOP_LDST(evstwwe, 0x1C, 2){ .opc1 = 0x04, .opc2 = 0x1C, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstwwe, }, .oname = "evstwwe", },
10134GEN_SPEOP_LDST(evstwwo, 0x1E, 2){ .opc1 = 0x04, .opc2 = 0x1E, .opc3 = 0x0C, .pad = { 0, }, .handler
= { .inval1 = 0x00000000, .type = PPC_SPE, .type2 = PPC_NONE
, .handler = &gen_evstwwo, }, .oname = "evstwwo", },
10135};
10136
10137#include "helper_regs.h"
10138#include "translate_init.c"
10139
10140/*****************************************************************************/
10141/* Misc PowerPC helpers */
10142void ppc_cpu_dump_state(CPUState *cs, FILE *f, fprintf_function cpu_fprintf,
10143 int flags)
10144{
10145#define RGPL 4
10146#define RFPL 4
10147
10148 PowerPCCPU *cpu = POWERPC_CPU(cs)((PowerPCCPU *)object_dynamic_cast_assert(((Object *)((cs))),
("embedded-powerpc-cpu"), "/home/stefan/src/qemu/qemu.org/qemu/target-ppc/translate.c"
, 10148, __func__));
10149 CPUPPCState *env = &cpu->env;
10150 int i;
10151
10152 cpu_fprintf(f, "NIP " TARGET_FMT_lx"%08x" " LR " TARGET_FMT_lx"%08x" " CTR "
10153 TARGET_FMT_lx"%08x" " XER " TARGET_FMT_lx"%08x" "\n",
10154 env->nip, env->lr, env->ctr, cpu_read_xer(env));
10155 cpu_fprintf(f, "MSR " TARGET_FMT_lx"%08x" " HID0 " TARGET_FMT_lx"%08x" " HF "
10156 TARGET_FMT_lx"%08x" " idx %d\n", env->msr, env->spr[SPR_HID0(0x3F0)],
10157 env->hflags, env->mmu_idx);
10158#if !defined(NO_TIMER_DUMP)
10159 cpu_fprintf(f, "TB %08" PRIu32"u" " %08" PRIu64"l" "u"
10160#if !defined(CONFIG_USER_ONLY)
10161 " DECR %08" PRIu32"u"
10162#endif
10163 "\n",
10164 cpu_ppc_load_tbu(env), cpu_ppc_load_tbl(env)
10165#if !defined(CONFIG_USER_ONLY)
10166 , cpu_ppc_load_decr(env)
10167#endif
10168 );
10169#endif
10170 for (i = 0; i < 32; i++) {
10171 if ((i & (RGPL - 1)) == 0)
10172 cpu_fprintf(f, "GPR%02d", i);
10173 cpu_fprintf(f, " %016" PRIx64"l" "x", ppc_dump_gpr(env, i));
10174 if ((i & (RGPL - 1)) == (RGPL - 1))
10175 cpu_fprintf(f, "\n");
10176 }
10177 cpu_fprintf(f, "CR ");
10178 for (i = 0; i < 8; i++)
10179 cpu_fprintf(f, "%01x", env->crf[i]);
10180 cpu_fprintf(f, " [");
10181 for (i = 0; i < 8; i++) {
10182 char a = '-';
10183 if (env->crf[i] & 0x08)
10184 a = 'L';
10185 else if (env->crf[i] & 0x04)
10186 a = 'G';
10187 else if (env->crf[i] & 0x02)
10188 a = 'E';
10189 cpu_fprintf(f, " %c%c", a, env->crf[i] & 0x01 ? 'O' : ' ');
10190 }
10191 cpu_fprintf(f, " ] RES " TARGET_FMT_lx"%08x" "\n",
10192 env->reserve_addr);
10193 for (i = 0; i < 32; i++) {
10194 if ((i & (RFPL - 1)) == 0)
10195 cpu_fprintf(f, "FPR%02d", i);
10196 cpu_fprintf(f, " %016" PRIx64"l" "x", *((uint64_t *)&env->fpr[i]));
10197 if ((i & (RFPL - 1)) == (RFPL - 1))
10198 cpu_fprintf(f, "\n");
10199 }
10200 cpu_fprintf(f, "FPSCR " TARGET_FMT_lx"%08x" "\n", env->fpscr);
10201#if !defined(CONFIG_USER_ONLY)
10202 cpu_fprintf(f, " SRR0 " TARGET_FMT_lx"%08x" " SRR1 " TARGET_FMT_lx"%08x"
10203 " PVR " TARGET_FMT_lx"%08x" " VRSAVE " TARGET_FMT_lx"%08x" "\n",
10204 env->spr[SPR_SRR0(0x01A)], env->spr[SPR_SRR1(0x01B)],
10205 env->spr[SPR_PVR(0x11F)], env->spr[SPR_VRSAVE(0x100)]);
10206
10207 cpu_fprintf(f, "SPRG0 " TARGET_FMT_lx"%08x" " SPRG1 " TARGET_FMT_lx"%08x"
10208 " SPRG2 " TARGET_FMT_lx"%08x" " SPRG3 " TARGET_FMT_lx"%08x" "\n",
10209 env->spr[SPR_SPRG0(0x110)], env->spr[SPR_SPRG1(0x111)],
10210 env->spr[SPR_SPRG2(0x112)], env->spr[SPR_SPRG3(0x113)]);
10211
10212 cpu_fprintf(f, "SPRG4 " TARGET_FMT_lx"%08x" " SPRG5 " TARGET_FMT_lx"%08x"
10213 " SPRG6 " TARGET_FMT_lx"%08x" " SPRG7 " TARGET_FMT_lx"%08x" "\n",
10214 env->spr[SPR_SPRG4(0x114)], env->spr[SPR_SPRG5(0x115)],
10215 env->spr[SPR_SPRG6(0x116)], env->spr[SPR_SPRG7(0x117)]);
10216
10217 if (env->excp_model == POWERPC_EXCP_BOOKE) {
10218 cpu_fprintf(f, "CSRR0 " TARGET_FMT_lx"%08x" " CSRR1 " TARGET_FMT_lx"%08x"
10219 " MCSRR0 " TARGET_FMT_lx"%08x" " MCSRR1 " TARGET_FMT_lx"%08x" "\n",
10220 env->spr[SPR_BOOKE_CSRR0(0x03A)], env->spr[SPR_BOOKE_CSRR1(0x03B)],
10221 env->spr[SPR_BOOKE_MCSRR0(0x23A)], env->spr[SPR_BOOKE_MCSRR1(0x23B)]);
10222
10223 cpu_fprintf(f, " TCR " TARGET_FMT_lx"%08x" " TSR " TARGET_FMT_lx"%08x"
10224 " ESR " TARGET_FMT_lx"%08x" " DEAR " TARGET_FMT_lx"%08x" "\n",
10225 env->spr[SPR_BOOKE_TCR(0x154)], env->spr[SPR_BOOKE_TSR(0x150)],
10226 env->spr[SPR_BOOKE_ESR(0x03E)], env->spr[SPR_BOOKE_DEAR(0x03D)]);
10227
10228 cpu_fprintf(f, " PIR " TARGET_FMT_lx"%08x" " DECAR " TARGET_FMT_lx"%08x"
10229 " IVPR " TARGET_FMT_lx"%08x" " EPCR " TARGET_FMT_lx"%08x" "\n",
10230 env->spr[SPR_BOOKE_PIR(0x11E)], env->spr[SPR_BOOKE_DECAR(0x036)],
10231 env->spr[SPR_BOOKE_IVPR(0x03F)], env->spr[SPR_BOOKE_EPCR(0x133)]);
10232
10233 cpu_fprintf(f, " MCSR " TARGET_FMT_lx"%08x" " SPRG8 " TARGET_FMT_lx"%08x"
10234 " EPR " TARGET_FMT_lx"%08x" "\n",
10235 env->spr[SPR_BOOKE_MCSR(0x23C)], env->spr[SPR_BOOKE_SPRG8(0x25C)],
10236 env->spr[SPR_BOOKE_EPR(0x2BE)]);
10237
10238 /* FSL-specific */
10239 cpu_fprintf(f, " MCAR " TARGET_FMT_lx"%08x" " PID1 " TARGET_FMT_lx"%08x"
10240 " PID2 " TARGET_FMT_lx"%08x" " SVR " TARGET_FMT_lx"%08x" "\n",
10241 env->spr[SPR_Exxx_MCAR(0x23D)], env->spr[SPR_BOOKE_PID1(0x279)],
10242 env->spr[SPR_BOOKE_PID2(0x27A)], env->spr[SPR_E500_SVR(0x3FF)]);
10243
10244 /*
10245 * IVORs are left out as they are large and do not change often --
10246 * they can be read with "p $ivor0", "p $ivor1", etc.
10247 */
10248 }
10249
10250#if defined(TARGET_PPC64)
10251 if (env->flags & POWERPC_FLAG_CFAR) {
10252 cpu_fprintf(f, " CFAR " TARGET_FMT_lx"%08x""\n", env->cfar);
10253 }
10254#endif
10255
10256 switch (env->mmu_model) {
10257 case POWERPC_MMU_32B:
10258 case POWERPC_MMU_601:
10259 case POWERPC_MMU_SOFT_6xx:
10260 case POWERPC_MMU_SOFT_74xx:
10261#if defined(TARGET_PPC64)
10262 case POWERPC_MMU_64B:
10263#endif
10264 cpu_fprintf(f, " SDR1 " TARGET_FMT_lx"%08x" "\n", env->spr[SPR_SDR1(0x019)]);
10265 break;
10266 case POWERPC_MMU_BOOKE206:
10267 cpu_fprintf(f, " MAS0 " TARGET_FMT_lx"%08x" " MAS1 " TARGET_FMT_lx"%08x"
10268 " MAS2 " TARGET_FMT_lx"%08x" " MAS3 " TARGET_FMT_lx"%08x" "\n",
10269 env->spr[SPR_BOOKE_MAS0(0x270)], env->spr[SPR_BOOKE_MAS1(0x271)],
10270 env->spr[SPR_BOOKE_MAS2(0x272)], env->spr[SPR_BOOKE_MAS3(0x273)]);
10271
10272 cpu_fprintf(f, " MAS4 " TARGET_FMT_lx"%08x" " MAS6 " TARGET_FMT_lx"%08x"
10273 " MAS7 " TARGET_FMT_lx"%08x" " PID " TARGET_FMT_lx"%08x" "\n",
10274 env->spr[SPR_BOOKE_MAS4(0x274)], env->spr[SPR_BOOKE_MAS6(0x276)],
10275 env->spr[SPR_BOOKE_MAS7(0x3B0)], env->spr[SPR_BOOKE_PID(0x030)]);
10276
10277 cpu_fprintf(f, "MMUCFG " TARGET_FMT_lx"%08x" " TLB0CFG " TARGET_FMT_lx"%08x"
10278 " TLB1CFG " TARGET_FMT_lx"%08x" "\n",
10279 env->spr[SPR_MMUCFG(0x3F7)], env->spr[SPR_BOOKE_TLB0CFG(0x2B0)],
10280 env->spr[SPR_BOOKE_TLB1CFG(0x2B1)]);
10281 break;
10282 default:
10283 break;
10284 }
10285#endif
10286
10287#undef RGPL
10288#undef RFPL
10289}
10290
10291void ppc_cpu_dump_statistics(CPUState *cs, FILE*f,
10292 fprintf_function cpu_fprintf, int flags)
10293{
10294#if defined(DO_PPC_STATISTICS)
10295 PowerPCCPU *cpu = POWERPC_CPU(cs)((PowerPCCPU *)object_dynamic_cast_assert(((Object *)((cs))),
("embedded-powerpc-cpu"), "/home/stefan/src/qemu/qemu.org/qemu/target-ppc/translate.c"
, 10295, __func__));
10296 opc_handler_t **t1, **t2, **t3, *handler;
10297 int op1, op2, op3;
10298
10299 t1 = cpu->env.opcodes;
10300 for (op1 = 0; op1 < 64; op1++) {
10301 handler = t1[op1];
10302 if (is_indirect_opcode(handler)) {
10303 t2 = ind_table(handler);
10304 for (op2 = 0; op2 < 32; op2++) {
10305 handler = t2[op2];
10306 if (is_indirect_opcode(handler)) {
10307 t3 = ind_table(handler);
10308 for (op3 = 0; op3 < 32; op3++) {
10309 handler = t3[op3];
10310 if (handler->count == 0)
10311 continue;
10312 cpu_fprintf(f, "%02x %02x %02x (%02x %04d) %16s: "
10313 "%016" PRIx64"l" "x" " %" PRId64"l" "d" "\n",
10314 op1, op2, op3, op1, (op3 << 5) | op2,
10315 handler->oname,
10316 handler->count, handler->count);
10317 }
10318 } else {
10319 if (handler->count == 0)
10320 continue;
10321 cpu_fprintf(f, "%02x %02x (%02x %04d) %16s: "
10322 "%016" PRIx64"l" "x" " %" PRId64"l" "d" "\n",
10323 op1, op2, op1, op2, handler->oname,
10324 handler->count, handler->count);
10325 }
10326 }
10327 } else {
10328 if (handler->count == 0)
10329 continue;
10330 cpu_fprintf(f, "%02x (%02x ) %16s: %016" PRIx64"l" "x"
10331 " %" PRId64"l" "d" "\n",
10332 op1, op1, handler->oname,
10333 handler->count, handler->count);
10334 }
10335 }
10336#endif
10337}
10338
10339/*****************************************************************************/
10340static inline void gen_intermediate_code_internal(PowerPCCPU *cpu,
10341 TranslationBlock *tb,
10342 bool_Bool search_pc)
10343{
10344 CPUState *cs = CPU(cpu)((CPUState *)object_dynamic_cast_assert(((Object *)((cpu))), (
"cpu"), "/home/stefan/src/qemu/qemu.org/qemu/target-ppc/translate.c"
, 10344, __func__));
10345 CPUPPCState *env = &cpu->env;
10346 DisasContext ctx, *ctxp = &ctx;
10347 opc_handler_t **table, *handler;
10348 target_ulong pc_start;
10349 uint16_t *gen_opc_end;
10350 CPUBreakpoint *bp;
10351 int j, lj = -1;
10352 int num_insns;
10353 int max_insns;
10354
10355 pc_start = tb->pc;
10356 gen_opc_end = tcg_ctx.gen_opc_buf + OPC_MAX_SIZE(640 - 208);
10357 ctx.nip = pc_start;
10358 ctx.tb = tb;
10359 ctx.exception = POWERPC_EXCP_NONE;
10360 ctx.spr_cb = env->spr_cb;
10361 ctx.mem_idx = env->mmu_idx;
10362 ctx.insns_flags = env->insns_flags;
10363 ctx.insns_flags2 = env->insns_flags2;
10364 ctx.access_type = -1;
10365 ctx.le_mode = env->hflags & (1 << MSR_LE0) ? 1 : 0;
10366#if defined(TARGET_PPC64)
10367 ctx.sf_mode = msr_is_64bit(env, env->msr);
10368 ctx.has_cfar = !!(env->flags & POWERPC_FLAG_CFAR);
10369#endif
10370 ctx.fpu_enabled = msr_fp((env->msr >> 13) & 1);
10371 if ((env->flags & POWERPC_FLAG_SPE) && msr_spe((env->msr >> 25) & 1))
10372 ctx.spe_enabled = msr_spe((env->msr >> 25) & 1);
10373 else
10374 ctx.spe_enabled = 0;
10375 if ((env->flags & POWERPC_FLAG_VRE) && msr_vr((env->msr >> 25) & 1))
10376 ctx.altivec_enabled = msr_vr((env->msr >> 25) & 1);
10377 else
10378 ctx.altivec_enabled = 0;
10379 if ((env->flags & POWERPC_FLAG_VSX) && msr_vsx((env->msr >> 23) & 1)) {
10380 ctx.vsx_enabled = msr_vsx((env->msr >> 23) & 1);
10381 } else {
10382 ctx.vsx_enabled = 0;
10383 }
10384 if ((env->flags & POWERPC_FLAG_SE) && msr_se((env->msr >> 10) & 1))
10385 ctx.singlestep_enabled = CPU_SINGLE_STEP0x1;
10386 else
10387 ctx.singlestep_enabled = 0;
10388 if ((env->flags & POWERPC_FLAG_BE) && msr_be((env->msr >> 9) & 1))
10389 ctx.singlestep_enabled |= CPU_BRANCH_STEP0x2;
10390 if (unlikely(cs->singlestep_enabled)__builtin_expect(!!(cs->singlestep_enabled), 0)) {
10391 ctx.singlestep_enabled |= GDBSTUB_SINGLE_STEP0x4;
10392 }
10393#if defined (DO_SINGLE_STEP) && 0
10394 /* Single step trace mode */
10395 msr_se((env->msr >> 10) & 1) = 1;
10396#endif
10397 num_insns = 0;
10398 max_insns = tb->cflags & CF_COUNT_MASK0x7fff;
10399 if (max_insns == 0)
10400 max_insns = CF_COUNT_MASK0x7fff;
10401
10402 gen_tb_start();
10403 /* Set env in case of segfault during code fetch */
10404 while (ctx.exception == POWERPC_EXCP_NONE
10405 && tcg_ctx.gen_opc_ptr < gen_opc_end) {
10406 if (unlikely(!QTAILQ_EMPTY(&env->breakpoints))__builtin_expect(!!(!((&env->breakpoints)->tqh_first
== ((void*)0))), 0)) {
10407 QTAILQ_FOREACH(bp, &env->breakpoints, entry)for ((bp) = ((&env->breakpoints)->tqh_first); (bp);
(bp) = ((bp)->entry.tqe_next)) {
10408 if (bp->pc == ctx.nip) {
10409 gen_debug_exception(ctxp);
10410 break;
10411 }
10412 }
10413 }
10414 if (unlikely(search_pc)__builtin_expect(!!(search_pc), 0)) {
10415 j = tcg_ctx.gen_opc_ptr - tcg_ctx.gen_opc_buf;
10416 if (lj < j) {
10417 lj++;
10418 while (lj < j)
10419 tcg_ctx.gen_opc_instr_start[lj++] = 0;
10420 }
10421 tcg_ctx.gen_opc_pc[lj] = ctx.nip;
10422 tcg_ctx.gen_opc_instr_start[lj] = 1;
10423 tcg_ctx.gen_opc_icount[lj] = num_insns;
10424 }
10425 LOG_DISAS("----------------\n")do { } while (0);
10426 LOG_DISAS("nip=" TARGET_FMT_lx " super=%d ir=%d\n",do { } while (0)
10427 ctx.nip, ctx.mem_idx, (int)msr_ir)do { } while (0);
10428 if (num_insns + 1 == max_insns && (tb->cflags & CF_LAST_IO0x8000))
10429 gen_io_start();
10430 if (unlikely(ctx.le_mode)__builtin_expect(!!(ctx.le_mode), 0)) {
10431 ctx.opcode = bswap32(cpu_ldl_code(env, ctx.nip));
10432 } else {
10433 ctx.opcode = cpu_ldl_code(env, ctx.nip);
10434 }
10435 LOG_DISAS("translate opcode %08x (%02x %02x %02x) (%s)\n",do { } while (0)
10436 ctx.opcode, opc1(ctx.opcode), opc2(ctx.opcode),do { } while (0)
10437 opc3(ctx.opcode), ctx.le_mode ? "little" : "big")do { } while (0);
10438 if (unlikely(qemu_loglevel_mask(CPU_LOG_TB_OP | CPU_LOG_TB_OP_OPT))__builtin_expect(!!(qemu_loglevel_mask((1 << 2) | (1 <<
3))), 0)) {
10439 tcg_gen_debug_insn_start(ctx.nip);
10440 }
10441 ctx.nip += 4;
10442 table = env->opcodes;
10443 num_insns++;
10444 handler = table[opc1(ctx.opcode)];
10445 if (is_indirect_opcode(handler)) {
10446 table = ind_table(handler);
10447 handler = table[opc2(ctx.opcode)];
10448 if (is_indirect_opcode(handler)) {
10449 table = ind_table(handler);
10450 handler = table[opc3(ctx.opcode)];
10451 }
10452 }
10453 /* Is opcode *REALLY* valid ? */
10454 if (unlikely(handler->handler == &gen_invalid)__builtin_expect(!!(handler->handler == &gen_invalid),
0)) {
10455 if (qemu_log_enabled()) {
10456 qemu_log("invalid/unsupported opcode: "
10457 "%02x - %02x - %02x (%08x) " TARGET_FMT_lx"%08x" " %d\n",
10458 opc1(ctx.opcode), opc2(ctx.opcode),
10459 opc3(ctx.opcode), ctx.opcode, ctx.nip - 4, (int)msr_ir((env->msr >> 5) & 1));
10460 }
10461 } else {
10462 uint32_t inval;
10463
10464 if (unlikely(handler->type & (PPC_SPE | PPC_SPE_SINGLE | PPC_SPE_DOUBLE) && Rc(ctx.opcode))__builtin_expect(!!(handler->type & (PPC_SPE | PPC_SPE_SINGLE
| PPC_SPE_DOUBLE) && Rc(ctx.opcode)), 0)) {
10465 inval = handler->inval2;
10466 } else {
10467 inval = handler->inval1;
10468 }
10469
10470 if (unlikely((ctx.opcode & inval) != 0)__builtin_expect(!!((ctx.opcode & inval) != 0), 0)) {
10471 if (qemu_log_enabled()) {
10472 qemu_log("invalid bits: %08x for opcode: "
10473 "%02x - %02x - %02x (%08x) " TARGET_FMT_lx"%08x" "\n",
10474 ctx.opcode & inval, opc1(ctx.opcode),
10475 opc2(ctx.opcode), opc3(ctx.opcode),
10476 ctx.opcode, ctx.nip - 4);
10477 }
10478 gen_inval_exception(ctxp, POWERPC_EXCP_INVAL_INVAL);
10479 break;
10480 }
10481 }
10482 (*(handler->handler))(&ctx);
10483#if defined(DO_PPC_STATISTICS)
10484 handler->count++;
10485#endif
10486 /* Check trace mode exceptions */
10487 if (unlikely(ctx.singlestep_enabled & CPU_SINGLE_STEP &&__builtin_expect(!!(ctx.singlestep_enabled & 0x1 &&
(ctx.nip <= 0x100 || ctx.nip > 0xF00) && ctx.exception
!= POWERPC_EXCP_SYSCALL && ctx.exception != POWERPC_EXCP_TRAP
&& ctx.exception != POWERPC_EXCP_BRANCH), 0)
10488 (ctx.nip <= 0x100 || ctx.nip > 0xF00) &&__builtin_expect(!!(ctx.singlestep_enabled & 0x1 &&
(ctx.nip <= 0x100 || ctx.nip > 0xF00) && ctx.exception
!= POWERPC_EXCP_SYSCALL && ctx.exception != POWERPC_EXCP_TRAP
&& ctx.exception != POWERPC_EXCP_BRANCH), 0)
10489 ctx.exception != POWERPC_SYSCALL &&__builtin_expect(!!(ctx.singlestep_enabled & 0x1 &&
(ctx.nip <= 0x100 || ctx.nip > 0xF00) && ctx.exception
!= POWERPC_EXCP_SYSCALL && ctx.exception != POWERPC_EXCP_TRAP
&& ctx.exception != POWERPC_EXCP_BRANCH), 0)
10490 ctx.exception != POWERPC_EXCP_TRAP &&__builtin_expect(!!(ctx.singlestep_enabled & 0x1 &&
(ctx.nip <= 0x100 || ctx.nip > 0xF00) && ctx.exception
!= POWERPC_EXCP_SYSCALL && ctx.exception != POWERPC_EXCP_TRAP
&& ctx.exception != POWERPC_EXCP_BRANCH), 0)
10491 ctx.exception != POWERPC_EXCP_BRANCH)__builtin_expect(!!(ctx.singlestep_enabled & 0x1 &&
(ctx.nip <= 0x100 || ctx.nip > 0xF00) && ctx.exception
!= POWERPC_EXCP_SYSCALL && ctx.exception != POWERPC_EXCP_TRAP
&& ctx.exception != POWERPC_EXCP_BRANCH), 0)) {
10492 gen_exception(ctxp, POWERPC_EXCP_TRACE);
10493 } else if (unlikely(((ctx.nip & (TARGET_PAGE_SIZE - 1)) == 0) ||__builtin_expect(!!(((ctx.nip & ((1 << 10) - 1)) ==
0) || (cs->singlestep_enabled) || singlestep || num_insns
>= max_insns), 0)
10494 (cs->singlestep_enabled) ||__builtin_expect(!!(((ctx.nip & ((1 << 10) - 1)) ==
0) || (cs->singlestep_enabled) || singlestep || num_insns
>= max_insns), 0)
10495 singlestep ||__builtin_expect(!!(((ctx.nip & ((1 << 10) - 1)) ==
0) || (cs->singlestep_enabled) || singlestep || num_insns
>= max_insns), 0)
10496 num_insns >= max_insns)__builtin_expect(!!(((ctx.nip & ((1 << 10) - 1)) ==
0) || (cs->singlestep_enabled) || singlestep || num_insns
>= max_insns), 0)) {
10497 /* if we reach a page boundary or are single stepping, stop
10498 * generation
10499 */
10500 break;
10501 }
10502 }
10503 if (tb->cflags & CF_LAST_IO0x8000)
10504 gen_io_end();
10505 if (ctx.exception == POWERPC_EXCP_NONE) {
10506 gen_goto_tb(&ctx, 0, ctx.nip);
10507 } else if (ctx.exception != POWERPC_EXCP_BRANCH) {
10508 if (unlikely(cs->singlestep_enabled)__builtin_expect(!!(cs->singlestep_enabled), 0)) {
10509 gen_debug_exception(ctxp);
10510 }
10511 /* Generate the return instruction */
10512 tcg_gen_exit_tb(0);
10513 }
10514 gen_tb_end(tb, num_insns);
10515 *tcg_ctx.gen_opc_ptr = INDEX_op_end;
10516 if (unlikely(search_pc)__builtin_expect(!!(search_pc), 0)) {
10517 j = tcg_ctx.gen_opc_ptr - tcg_ctx.gen_opc_buf;
10518 lj++;
10519 while (lj <= j)
10520 tcg_ctx.gen_opc_instr_start[lj++] = 0;
10521 } else {
10522 tb->size = ctx.nip - pc_start;
10523 tb->icount = num_insns;
10524 }
10525#if defined(DEBUG_DISAS)
10526 if (qemu_loglevel_mask(CPU_LOG_TB_IN_ASM(1 << 1))) {
10527 int flags;
10528 flags = env->bfd_mach;
10529 flags |= ctx.le_mode << 16;
10530 qemu_log("IN: %s\n", lookup_symbol(pc_start));
10531 log_target_disas(env, pc_start, ctx.nip - pc_start, flags);
10532 qemu_log("\n");
10533 }
10534#endif
10535}
10536
10537void gen_intermediate_code (CPUPPCState *env, struct TranslationBlock *tb)
10538{
10539 gen_intermediate_code_internal(ppc_env_get_cpu(env), tb, false0);
10540}
10541
10542void gen_intermediate_code_pc (CPUPPCState *env, struct TranslationBlock *tb)
10543{
10544 gen_intermediate_code_internal(ppc_env_get_cpu(env), tb, true1);
10545}
10546
10547void restore_state_to_opc(CPUPPCState *env, TranslationBlock *tb, int pc_pos)
10548{
10549 env->nip = tcg_ctx.gen_opc_pc[pc_pos];
10550}